A Soft Error Tolerance Estimation Method for Sequential Circuits

被引：1

作者：

Yoshimura, Masayoshi ^{[1
]}

Akamine, Yusuke ^{[2
]}

Matsunaga, Yusuke ^{[1
]}

机构：

[1] Kyushu Univ, Grad Sch Informat Sci & Elect Engn, Nishi Ku, 744 Motooka, Fukuoka 8140001, Japan

[2] Kyushu Univ, Fac Informat Sci & Eelct Engn, Nishi Ku, 744 Motooka, Fukuoka 8140001, Japan

来源：

2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT) | 2011年

关键词：

soft error; soft error tolerance; sequential circuits; Markov model; the modified product machine; absorption probability;

D O I：

10.1109/DFT.2011.22

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In advanced technology, soft error tolerance of VLSIs decreases. Soft errors might cause VLSIs to failure. However, there is no exact method to estimate soft error tolerance for sequential circuits of VLSIs. We propose an exact method to estimate soft error tolerance for sequential circuits. The failure due to soft errors in sequential circuits is defined by using the modified product machine. The behavior of the modified product machine is analyzed using Markov model strictly. We also propose two acceleration techniques to apply the exact method to larger scale circuits. Two acceleration techniques reduce the number of variables of simultaneous linear equations. We apply the proposed method to ISCAS'89 and MCNC benchmark circuits and estimate soft error tolerance for sequential circuits. Experimental results shows that two acceleration techniques reduce up to 10 times from its original execution time.

引用

页码：268 / 276

页数：9

共 50 条

[41] A delay deviation tolerance IP geolocation method with error estimation
Shuodi Zu
Xiangyang Luo
Shaoyong Du
Liang Wang
Scientific Reports, 12
[42] Horizontal Vertical and SuperQueen Parity (HVSQ) Method for Soft Error Tolerance
Raju, S. M. Taslim Uddin
Rahman, Md Shamimur
2020 IEEE REGION 10 SYMPOSIUM (TENSYMP) - TECHNOLOGY FOR IMPACTFUL SUSTAINABLE DEVELOPMENT, 2020, : 1734 - 1737
[43] Soft error estimation and mitigation of digital circuits by characterizing input patterns of logic gates
Rezaei, Siavash
Miremadi, Seyed Ghassem
Asadi, Hossein
Fazeli, Mandi
MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1412 - 1420
[44] Synergistic Effect of BTI and Process Variations on the Soft Error Rate Estimation in Digital Circuits
Li, Linzhe
Xiao, Liyi
Liu, He
Mao, Zhigang
IEEE ACCESS, 2022, 10 : 64161 - 64171
[45] Analysis of the Impact of Electrical and Timing Masking on Soft Error Rate Estimation in VLSI Circuits
Tsoumanis, Pelopidas
Paliaroutis, Georgios Ioannis
Evmorfopoulos, Nestor
Stamoulis, George
TECHNOLOGIES, 2022, 10 (01)
[46] Soft Error Rate Estimation of Digital Circuits in the Presence of Multiple Event Transients (METs)
Fazeli, Mahdi
Ahmadian, Seyed Nematollah
Miremadi, Seyed Ghassem
Asadi, Hossein
Tahoori, Mehdi B.
2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 70 - 75
[47] Automated Error Prediction for Approximate Sequential Circuits
Kapare, Amrut
Cherupalli, Hari
Sartori, John
2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
[48] Simulation-Based Method for Synthesizing Soft Error Tolerant Combinational Circuits
El-Maleh, Aiman H.
Daud, Khaled A. K.
IEEE TRANSACTIONS ON RELIABILITY, 2015, 64 (03) : 935 - 948
[49] Joint Soft-Error-Rate (SER) Estimation for Combinational Logic and Sequential Elements
Li, Ji
Draper, Jeffrey
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 737 - 742
[50] Power estimation for large sequential circuits
Kozhaya, JN
Najm, FN
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 400 - 407

← 1 2 3 4 5 →