A Soft Error Tolerance Estimation Method for Sequential Circuits

被引：1
|
作者：
Yoshimura, Masayoshi [1 ]
Akamine, Yusuke [2 ]
Matsunaga, Yusuke [1 ]
机构：
[1] Kyushu Univ, Grad Sch Informat Sci & Elect Engn, Nishi Ku, 744 Motooka, Fukuoka 8140001, Japan
[2] Kyushu Univ, Fac Informat Sci & Eelct Engn, Nishi Ku, 744 Motooka, Fukuoka 8140001, Japan
来源：
2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT) | 2011年
关键词：
soft error; soft error tolerance; sequential circuits; Markov model; the modified product machine; absorption probability;
D O I：
10.1109/DFT.2011.22
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
In advanced technology, soft error tolerance of VLSIs decreases. Soft errors might cause VLSIs to failure. However, there is no exact method to estimate soft error tolerance for sequential circuits of VLSIs. We propose an exact method to estimate soft error tolerance for sequential circuits. The failure due to soft errors in sequential circuits is defined by using the modified product machine. The behavior of the modified product machine is analyzed using Markov model strictly. We also propose two acceleration techniques to apply the exact method to larger scale circuits. Two acceleration techniques reduce the number of variables of simultaneous linear equations. We apply the proposed method to ISCAS'89 and MCNC benchmark circuits and estimate soft error tolerance for sequential circuits. Experimental results shows that two acceleration techniques reduce up to 10 times from its original execution time.
引用
收藏
页码：268 / 276
页数：9
相关论文
共 50 条
  • [21] Analysis and optimization of nanometer CMOS circuits for soft-error tolerance
    Dhillon, Yuvraj S.
    Diril, Abdulkadir U.
    Chatterjee, Abhijit
    Singh, Adit D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (05) : 514 - 524
  • [22] A Novel Gate Grading Approach for Soft Error Tolerance in Combinational Circuits
    Ansari, Mohammad Saeed
    Mahani, Ali
    Han, Jie
    Cockburn, Bruce F.
    2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
  • [23] Soft error rate estimation of combinational circuits based on vulnerability analysis
    Raji, Mohsen
    Pedram, Hossein
    Ghavami, Behnam
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (06): : 311 - 320
  • [24] Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits
    Almukhaizim, Sobeeh
    Shi, Feng
    Love, Eric
    Makris, Yiorgos
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (07) : 869 - 882
  • [25] An Approximate Soft Error Reliability Sorting Approach based on State Analysis of Sequential Circuits
    Zhu, Dan
    Li, Tun
    Li, Si-kun
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 209 - 217
  • [26] A Fast Soft Bit Error Rate Estimation Method
    Saoudi, Samir
    Derham, Thomas
    Ait-Idir, Tarik
    Coupe, Patrice
    EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2010,
  • [27] Soft error hardened latch and its estimation method
    Uemura, Taiki
    Tanabe, Ryo
    Tosaka, Yoshiharu
    Satoh, Shigeo
    1600, Japan Society of Applied Physics (47):
  • [28] A Fast Soft Bit Error Rate Estimation Method
    Samir Saoudi
    Thomas Derham
    Tarik Ait-Idir
    Patrice Coupe
    EURASIP Journal on Wireless Communications and Networking, 2010
  • [29] Chip-level soft error estimation method
    Nguyen, HT
    Yagil, Y
    Seifert, N
    Reitsma, M
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (03) : 365 - 381
  • [30] Soft error hardened latch and its estimation method
    Uemura, Taiki
    Tanabe, Ryo
    Tosaka, Yoshiharu
    Satoh, Shigeo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2736 - 2741
12345