High-κ gate dielectrics with ultra-low leakage current for sub-45 nm CMOS

被引：4
|
作者：
Venkateshan, A. [1 ]
Singh, R.
Poole, K. F.
Harriss, J.
Senter, H.
Teague, R.
Narayan, J.
机构：
[1] Clemson Univ, Dept Elect & Comp Engn, Clemson, SC 29634 USA
[2] Clemson Univ, Dept Math, Clemson, SC 29634 USA
[3] Clemson Univ, Comp & Network Serv, Clemson, SC 29634 USA
[4] N Carolina State Univ, Dept Mat Sci & Engn, Raleigh, NC 27695 USA
来源：
ELECTRONICS LETTERS | 2007年 / 43卷 / 21期
关键词：
D O I：
10.1049/el:20072178
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The results of a new method of high-kappa dielectric formation are reported. For effective oxide thickness of 0.39 nm, the leakage current density of metal-high-kappa-silicon structure is about 1 x 10(-12) A/cm(2) for gate voltage from +3 to -3 V The descriptive statistics and process variation data presented demonstrate that the process is robust and manufacturing tools can be developed without any fundamental barrier.
引用
收藏
页码：1130 / 1132
页数：3
相关论文
共 50 条
  • [31] On the sub-nm EOT scaling of high-κ gate stacks
    Markov, S.
    Roy, S.
    Fiegna, C.
    Sangiorgi, E.
    Asenov, A.
    ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 99 - +
  • [32] Rapid thermal processing of high dielectric constant gate dielectrics for sub 70 nm silicon CMOS technology
    Fakhruddin, M
    Singh, R
    Poole, KF
    Kar, S
    10TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2002, 2002, : 89 - 91
  • [33] Novel fabrication process to realize ultra-thin (EOT=0.7 nm) and ultra-low-leakage SiON gate dielectrics
    Matsushita, D
    13TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2005, 2005, : 23 - 30
  • [34] Imprint technology: A potential low-cost solution for sub-45 nm device applications
    Le, Ngoc V.
    Dauksher, William J.
    Gehoski, Kathy A.
    Nordquist, Kevin J.
    Ainley, Eric
    Mangat, Pawitter
    EMERGING LITHOGRAPHIC TECHNOLOGIES X, PTS 1 AND 2, 2006, 6151
  • [35] Novel fabrication process to realize ultra-thin (EOT=0.7 nm) and ultra-low-leakage SiON gate dielectrics
    Matsushita, D
    Muraoka, K
    Kato, K
    Nakasaki, Y
    Inumiya, S
    Eguchi, K
    Takayanagi, A
    MICROELECTRONIC ENGINEERING, 2005, 80 : 424 - 431
  • [36] Ultra-low leakage SRAM design with sub-32 nm tunnel FETs for low standby power applications
    Makosiej, Adam
    Gupta, Navneet
    Vakul, Naga
    Vladimirescu, Andrei
    Cotofana, Sorin
    Mahapatra, Santanu
    Amara, Amara
    Anghel, Costin
    MICRO & NANO LETTERS, 2016, 11 (12): : 828 - 831
  • [37] Resistor-Less Power-Rail ESD Clamp Circuit with Ultra-Low Leakage Current in 65nm CMOS Process
    Yeh, Chih-Ting
    Ker, Ming-Dou
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [38] Gate leakage current reduction in IP3 SRAM cells at 45 nm CMOS technology for multimedia applications
    Singh, R. K.
    Shukla, Neeraj Kr.
    Pattanaik, Manisha
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (05)
  • [39] Gate leakage current reduction in IP3 SRAM cells at 45 nm CMOS technology for multimedia applications
    R.K.Singh
    Neeraj Kr.Shukla
    Manisha Pattanaik
    半导体学报, 2012, 33 (05) : 88 - 92
  • [40] Single metal gate on high-k gate stacks for 45nm low power CMOS
    Taylor, W. J., Jr.
    Capasso, C.
    Min, B.
    Winstead, B.
    Verret, E.
    Loiko, K.
    Gilmer, D.
    Hegde, R. I.
    Schaeffer, J.
    Luckowski, E.
    Martinez, A.
    Raymond, M.
    Happ, C.
    Triyoso, D. H.
    Kalpat, S.
    Haggag, A.
    Roan, D.
    Nguyen, J. -Y.
    La, L. B.
    Hebert, L.
    Smith, J.
    Jovanovic, D.
    Burnett, D.
    Foisy, M.
    Cave, N.
    Tobin, P. J.
    Samavedam, S. B.
    White, B. E., Jr.
    Venkatesan, S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 366 - +
12345