Influence of PCB vibration modal on peeling stress of solder joints in board-level package under drop impact

被引:0
|
作者
Jie, Bai [1 ]
Fei, Qin [1 ]
Tong, An [1 ]
Chen, Na [1 ]
机构
[1] Beijing Univ Technol, Sch Mech Engn & Appl Elect Technol, Beijing 100022, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Peeling stress of solder joints is critical to assess the reliability of packages under drop/impact loadings. Numerical simulation is one important tool to tackle this issue. Usually an implicit dynamic transient finite element (FE) is used to conduct the drop/impact analysis of PCB board level packages under a specific drop condition. However, even using the most update computer this kind of simulation is time consuming. Therefore some researchers and engineers proposed an alternative static analysis as first order estimation of peeling stress. The alternative static models can be classified into two types. One is based on PCB bending moment equivalent, i.e, let the bending moment of PCB in the static model equal to the moment in a prior dynamic analysis, and then evaluate peeling stress by the static model. Another is based on PCB deflection equivalent in which the PCB deflection in the static model identifies to the greatest deflection of PCB in dynamic analysis. From the view of that the peeling stress is caused by the bending stiffness difference between the package and the PCB the package attached, it seems that the deflection equivalent scheme is more reasonable. However, there is no research reported in which a through investigation was conducted to verify the effectiveness of the static model. In this paper, a very detailed finite element model of PCB board and BGA package was constructed. A dynamic drop/impact simulation of the board-level package was conducted by LS-DYNA and Input-G approach under the drop Condition H recommended by JEDEC standard JESD22-B 111. A PCB deflection equivalent static analysis was conducted also in order to investigate the difference of peeling stress between the dynamic and the static model. The results show that although the maximum peeling stress occurs at the moment the PCB reaches its maximum deflection, in the deflection-equivalent static model the peeling stress is unexpectedly much greater than that in the dynamic model. And more, a sudden inverse stress change is observed in the dynamic model, which cannot be explained by the PCB deflection model. To explain the difference in peeling stress between the dynamic and the static model, a spectrum analysis to the dynamic stress and a modal analysis of the PCB-package system were carried out. The results indicate that not only the 1st modal of the PCB-package system, which causes the PCB deflection in the length direction, but also the . 5th modal, which causes the PCB deflection in the width direction, play dominant role in the evolution of the peeling stress in the solder joints. The Ist modal causes peeling stress by the PCB deflection at the same time the 5th modal produces inverse direction peeling stress in the solder joints. As a result, the combined effect of the 1st modal and the 5th modal leads to dynamic peeling stress much less than in the static modal, in which only the length direction deflection that analogizes to the 1st modal is considered. Conclusions: 1) the dynamic deflection of PCB-package system under drop/impact is governed by the 1st and 5th vibration modal; 2). the current equivalent static model always overstates the peeling stress comparing with a dynamic model because in the static model the 5th modal deflection of the PCB is not taken into account. 3) the drop/impact reliability design of the package based on a static peeling stress analysis might yield a conservative or oversafe design.
引用
收藏
页码:196 / 196
页数:1
相关论文
共 50 条
  • [21] Insights into correlation between board-level drop reliability and package-level ball impact test
    Yeh, Chang-Lin
    Lai, Yi-Shao
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 455 - +
  • [22] Effect of Assembly Sequence on Shear Behavior of Solder Joints in BGA under Board-level Structure
    Jia, Keming
    Wang, Lifeng
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 98 - 102
  • [23] The Effect of Rare Earth Elements on the Shear Behavior of BGA Solder Joints under Board-level
    Jia, Keming
    Wang, Lifeng
    Liu, Yingjie
    Dang, Guangyue
    Liu, Haitao
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 679 - 682
  • [24] Failure Mechanism of Stacked CSP Module under Board-Level Drop Impact
    Narravula, Vikram
    Chen, Cheng-fu
    Peterson, Daniel C.
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 2039 - 2045
  • [25] A Novel Conditional Probability Density Distribution Surface for the Analysis of the Drop Life of Solder Joints Under Board Level Drop Impact
    Jian Gu
    YongPing Lei
    Jian Lin
    HanGuang Fu
    Zhongwei Wu
    Journal of Electronic Materials, 2016, 45 : 145 - 153
  • [26] A Novel Conditional Probability Density Distribution Surface for the Analysis of the Drop Life of Solder Joints Under Board Level Drop Impact
    Gu, Jian
    Lei, YongPing
    Lin, Jian
    Fu, HanGuang
    Wu, Zhongwei
    JOURNAL OF ELECTRONIC MATERIALS, 2016, 45 (01) : 145 - 153
  • [27] Insights into correlation between board-level drop reliability and package-level ball impact test characteristics
    Yeh, Chang-Lin
    Lai, Yi-Shao
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (01): : 84 - 91
  • [28] High-Speed Cyclic Bend Tests and Board-Level Drop Tests for Evaluating the Robustness of Solder Joints in Printed Circuit Board Assemblies
    E.H. Wong
    S.K.W. Seah
    C.S. Selvanayagam
    R. Rajoo
    W.D. van Driel
    J.F.J.M. Caers
    X.J. Zhao
    N. Owens
    M. Leoni
    L.C. Tan
    Y.-S. Lai
    C.-L. Yeh
    Journal of Electronic Materials, 2009, 38 : 884 - 895
  • [29] High-Speed Cyclic Bend Tests and Board-Level Drop Tests for Evaluating the Robustness of Solder Joints in Printed Circuit Board Assemblies
    Wong, E. H.
    Seah, S. K. W.
    Selvanayagam, C. S.
    Rajoo, R.
    van Driel, W. D.
    Caers, J. F. J. M.
    Zhao, X. J.
    Owens, N.
    Leoni, M.
    Tan, L. C.
    Lai, Y. -S.
    Yeh, C. -L.
    JOURNAL OF ELECTRONIC MATERIALS, 2009, 38 (06) : 884 - 895
  • [30] A novel procedure for failure criteria determination at solder joints under the board level drop test
    Gu, Jian
    Lei, Yongping
    Lin, Jian
    Wen, Guichen
    Fu, Hanguang
    MATERIALS TESTING, 2015, 57 (06) : 574 - 579