Low-power 200-Msps, area-efficient, five-tap programmable FIR filter

被引：11

作者：

Moloney, D ^{[1
]}

O'Brien, J

O'Rourke, E

Brianti, F

机构：

[1] Silicon Syst Design Ltd, Dublin 2, Ireland

[2] SGS Thomson Microelect, San Jose, CA 95110 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1998年 / 33卷 / 07期

关键词：

BiCMOS; booth recoding; FIR; 4 : 2 compressor; hard-disk drive; multiplier; partial product; Wallace tree;

D O I：

10.1109/4.701282

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A two-sample per cycle, programmable five-tap, area-efficient finite-impulse response (FLR) filter for hard-disk drive PRML read channels is presented. The design is optimized for low power, achieving a figure of 6.25 mu W/MHz [6] with a gate density of 2.3 K, by a combination of algorithmic, architectural, circuit-level, and layout techniques.

引用

页码：1134 / 1138

页数：5

共 50 条

[1] Low-power and area-efficient FIR filter implementation suitable for multiple taps
Kim, KS
Lee, K
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (01) : 150 - 153
[2] Design of high-speed, low-power, and area-efficient FIR filters
Liacha, Ahmed
Oudjida, Abdelkrim K.
Ferguene, Farid
Bakiri, Mohammed
Berrandjia, Mohamed L.
IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (01) : 1 - 11
[3] A LOW-POWER, AREA-EFFICIENT DIGITAL-FILTER FOR DECIMATION AND INTERPOLATION
BRANDT, BP
WOOLEY, BA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) : 679 - 687
[4] Low-Power and Area-Efficient Carry Select Adder
Ramkumar, B.
Kittur, Harish M.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 371 - 375
[5] Area Efficient and Low Power Reconfiurable Fir Filter
Umasankar, A.
Vasudevan, N.
Kirubanandasarathy, N.
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2015, 15 (08): : 50 - 54
[6] Voltage-buffer-based low-power area-efficient SCFIR filter for wireless communication
Dlugosz, R
Wojtyna, R
VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 : 288 - 299
[7] A low-power, area-efficient multichannel receiver for micro MRI
Dehkhoda, Fahimeh
Frounchi, Javad
Al-Sarawi, Said
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (08) : 858 - 869
[8] Design of Area-Efficient and Low-Power Magnetic Full Adder
Sreeja, R. R.
Kamala, J.
Sahaana, K.
SPIN, 2025, 15 (01)
[9] An Area-Efficient, Low-Power CMOS Fractional Bandgap Reference
Appuhamylage, Indika U. K. Bogoda
Okura, Shunsuke
Ido, Toru
Taniguchi, Kenji
IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (06) : 960 - 967
[10] Fast Fourier transform algorithm for low-power and area-efficient implementation
Oh, JY
Lim, MS
IEICE TRANSACTIONS ON COMMUNICATIONS, 2006, E89B (04) : 1425 - 1429

← 1 2 3 4 5 →