Revisiting Virtual L1 Caches A Practical Design Using Dynamic Synonym Remapping

被引:0
|
作者
Yoon, Hongil [1 ]
Sohi, Gurindar S. [1 ]
机构
[1] Univ Wisconsin Madison, Dept Comp Sci, Madison, WI 53706 USA
关键词
ADDRESS CACHES; MEMORY; PERFORMANCE; BUFFER;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Virtual caches have potentially lower access latency and energy consumption than physical caches because they do not consult the TLB prior to cache access. However, they have not been popular in commercial designs. The crux of the problem is the possibility of synonyms. This paper makes several empirical observations about the temporal characteristics of synonyms, especially in caches of sizes that are typical of L1 caches. By leveraging these observations, the paper proposes a practical design of an L1 virtual cache that (1) dynamically decides a unique virtual page number for all the synonymous virtual pages that map to the same physical page and (2) uses this unique page number to place and look up data in the virtual caches. Accesses to this unique page number proceed without any intervention. Accesses to other synonymous pages are dynamically detected, and remapped to the corresponding unique virtual page number to correctly access data in the cache. Such remapping operations are rare, due to the temporal properties of synonyms, allowing a Virtual Cache with Dynamic Synonym Remapping (VC-DSR) to achieve most of the benefits of virtual caches but without software involvement. Experimental results based on real world applications show that VC-DSR can achieve about 92% of the dynamic energy savings for TLB lookups, and 99.4% of the latency benefits of ideal (but impractical) virtual caches for the configurations considered.
引用
收藏
页码:212 / 224
页数:13
相关论文
共 50 条
  • [31] USING AN APPROXIMATE L1 ESTIMATOR
    SPOSITO, VA
    HAND, ML
    MCCORMICK, GF
    COMMUNICATIONS IN STATISTICS PART B-SIMULATION AND COMPUTATION, 1977, 6 (03): : 263 - 268
  • [32] Longitudinal Controller Design for a Fighter Aircraft Using L1 Adaptive Backstepping
    Liu, Kai
    Zhu, Jihong
    Yu, Bo
    2011 9TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION (WCICA 2011), 2011, : 341 - 346
  • [33] Fault buffersEnabling near-true voltage scaling in variation-sensitive L1 caches
    Tayyeb Mahmood
    Soontae Kim
    Design Automation for Embedded Systems, 2013, 17 : 411 - 438
  • [34] Speculative Tag Access for Reduced Energy Dissipation in Set-Associative L1 Data Caches
    Bardizbanyan, Alen
    Sjalander, Magnus
    Whalley, David
    Larsson-Edefors, Per
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 302 - 308
  • [35] Practical Near-optimal Sparse Recovery in the L1 Norm
    Berinde, R.
    Indyk, P.
    Ruzic, M.
    2008 46TH ANNUAL ALLERTON CONFERENCE ON COMMUNICATION, CONTROL, AND COMPUTING, VOLS 1-3, 2008, : 198 - +
  • [36] L1 Adaptive Control for Quadcopter: Design and Implementation
    Minh Quan Huynh
    Zhao, Weihua
    Xie, Lihua
    2014 13TH INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION ROBOTICS & VISION (ICARCV), 2014, : 1496 - 1501
  • [37] Verification of Design Specifications in L1 Adaptive Control
    Song, Lin
    Cheng, Sheng
    Mitra, Sayan
    Hovakimyan, Naira
    AIAA SCITECH 2024 FORUM, 2024,
  • [38] A simplified LMI approach to l1 controller design
    Oberoi, A
    Cockburn, JC
    ACC: Proceedings of the 2005 American Control Conference, Vols 1-7, 2005, : 1788 - 1792
  • [39] L1 Adaptive Control Design for SRS Robot Using Gaussian Process Regression
    Ahmadian, Hossein
    Talebi, Heidar Ali
    Sharifi, Iman
    2021 7TH INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION AND AUTOMATION (ICCIA), 2021, : 364 - 369
  • [40] Exploration of Design Optimizations for STTMRAM as L1 Cache
    Pandey, Shubhang
    Gopalakrishnan, Venkatesh Tiruchirai
    Ramavath, Naresh
    19TH IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED 2021), 2021, : 317 - 322