Revisiting Virtual L1 Caches A Practical Design Using Dynamic Synonym Remapping

被引:0
|
作者
Yoon, Hongil [1 ]
Sohi, Gurindar S. [1 ]
机构
[1] Univ Wisconsin Madison, Dept Comp Sci, Madison, WI 53706 USA
关键词
ADDRESS CACHES; MEMORY; PERFORMANCE; BUFFER;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Virtual caches have potentially lower access latency and energy consumption than physical caches because they do not consult the TLB prior to cache access. However, they have not been popular in commercial designs. The crux of the problem is the possibility of synonyms. This paper makes several empirical observations about the temporal characteristics of synonyms, especially in caches of sizes that are typical of L1 caches. By leveraging these observations, the paper proposes a practical design of an L1 virtual cache that (1) dynamically decides a unique virtual page number for all the synonymous virtual pages that map to the same physical page and (2) uses this unique page number to place and look up data in the virtual caches. Accesses to this unique page number proceed without any intervention. Accesses to other synonymous pages are dynamically detected, and remapped to the corresponding unique virtual page number to correctly access data in the cache. Such remapping operations are rare, due to the temporal properties of synonyms, allowing a Virtual Cache with Dynamic Synonym Remapping (VC-DSR) to achieve most of the benefits of virtual caches but without software involvement. Experimental results based on real world applications show that VC-DSR can achieve about 92% of the dynamic energy savings for TLB lookups, and 99.4% of the latency benefits of ideal (but impractical) virtual caches for the configurations considered.
引用
收藏
页码:212 / 224
页数:13
相关论文
共 50 条
  • [21] A practical approach for accurate positioning with L1 GPS receivers using neural networks
    Mosavi, M.R.
    Journal of Intelligent and Fuzzy Systems, 2006, 17 (02): : 159 - 171
  • [22] Planar Gradient Coil Design Using L1 and L2 Norms
    Hector Sanchez Lopez
    Yajie Xu
    Pulung Nurtantio Andono
    Yan Chang
    Xiaodong Yang
    Applied Magnetic Resonance, 2018, 49 : 959 - 973
  • [23] Planar Gradient Coil Design Using L1 and L2 Norms
    Lopez, Hector Sanchez
    Xu, Yajie
    Andono, Pulung Nurtantio
    Chang, Yan
    Yang, Xiaodong
    APPLIED MAGNETIC RESONANCE, 2018, 49 (09) : 959 - 973
  • [24] Exploiting Static and Dynamic Locality of Timing Errors in Robust L1 Cache Design
    Chen, Hu
    Roy, Sanghamitra
    Chakraborty, Koushik
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 9 - 15
  • [25] Mitigating Critical Path Decompression Latency in Compressed L1 Data Caches via Prefetching
    Rea, Sean
    Atoofian, Ehsan
    2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 694 - 701
  • [26] Shrinking L1 Instruction Caches to Improve Energy-Delay in SMT Embedded Processors
    Ferreron-Labari, Alexandra
    Ortin-Obon, Marta
    Suarez-Gracia, Dario
    Alastruey-Benede, Jesus
    Vinals-Yufera, Victor
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013, 2013, 7767 : 256 - 267
  • [27] Quantitative evaluation of state-preserving leakage reduction algorithm for L1 data caches
    Komiya, R
    Inoue, K
    Moshnyaga, VG
    Murakami, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (04) : 862 - 868
  • [28] L2 vs. L1 Use of Synonymy: An Empirical Study of Synonym Use/Acquisition
    Liu, Dilin
    Zhong, Shouman
    APPLIED LINGUISTICS, 2016, 37 (02) : 239 - 261
  • [29] Design for a L1 tracking trigger for CMS
    Hoff, J.
    Johnson, M.
    Lipton, R.
    Magazzu, G.
    Pozzobon, N.
    Ryd, A.
    Salvati, E.
    JOURNAL OF INSTRUMENTATION, 2013, 8
  • [30] An L1 design of GCF compensation filter
    Fernandez-Vazquez, Alfonso
    Jovanovic Dolecek, Gordana
    SIGNAL PROCESSING, 2011, 91 (05) : 1143 - 1149