共 50 条
- [1] Reducing Static and Dynamic Power of L1 Data Caches in GPGPUs PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2014, : 799 - 805
- [2] Analyzing and Leveraging Decoupled L1 Caches in GPUs 2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021), 2021, : 467 - 478
- [3] Analyzing and Leveraging Shared L1 Caches in GPUs PACT '20: PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2020, : 161 - 173
- [5] WCET Analysis of GPU L1 Data Caches 2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
- [7] A Study of Runtime Adaptive Prefetching for STTRAM L1 Caches 2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020), 2020, : 247 - 254
- [8] Power-Aware L1 and L2 Caches for GPGPUs EURO-PAR 2014 PARALLEL PROCESSING, 2014, 8632 : 354 - 365