DESIGN AND OPTIMIZATION OF 0.18 μm CMOS TRANSIMPEDANCE AMPLIFIER FOR 20 Gb/s OPTICAL COMMUNICATIONS USING GENETIC ALGORITHMS

被引:0
|
作者
Abdo, Emad A. [1 ]
Muttlak, Saad G. [2 ]
Sabaawi, Ahmed M. A. [1 ]
Missous, M. [2 ]
机构
[1] Ninevah Univ, Coll Elect Eng, Elect Eng Dept, Mosul, Iraq
[2] Univ Manchester, Dept Elect & Elect Engn, Manchester M13 9PL, Lancs, England
来源
关键词
CMOS based optical receiver; GA; MATLAB; OEIC modeling; Transimpedance amplifier; TIA;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A comprehensive study focusing on the design and optimization of a single stage transimpedance front-end amplifier (TIA) for over 20 Gb/s optical system applications is presented in this paper. The work involves characterizing the most important parameters of the TIA circuit such as frequency bandwidth, transimpedance gain, input referred noise current, group delay and DC power consumption. An optimization procedure exploiting genetic algorithms (GA) technique is employed to improve the TIA performance, obtaining the optimal transistor geometry, which has then led to maximizing the amplifier bandwidth without sacrificing the IRN and group delay parameters. To this end, several multi-objective function formulations are used as fitness function. The simulation results showed that the formulation of the fitness function taking the transistor's transconductance (g(m)) and the bandwidth at-3 dB ( BW3dB) into account provides a significant performance. The achieved BW3dB value, DC power consumption and input referred noise current were 15.7 GHz, 4.6 mW and 9.7 pA/root Hz, respectively, which are promising compared with the state of the art. A MATLAB environment for the genetic algorithm implementation is utilized along with a radio frequency based advanced design system (ADS) software for the 0.18 mu m CMOS transimpedance technology simulation.
引用
收藏
页码:2157 / 2175
页数:19
相关论文
共 50 条
  • [41] Design guidelines for the noise optimization of a 0.18 μm CMOS low-noise amplifier
    Youssef, AA
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 46 (03) : 193 - 201
  • [42] A 20-Gb/s 1:2 demultiplexer in 0.18-μm CMOS
    张长春
    王志功
    施思
    李伟
    半导体学报, 2009, 30 (05) : 91 - 95
  • [43] 20-Gb/s 1:2 demultiplexer in 0.18-μm CMOS
    Institute of RF- and OE-ICs, Southeast University, Nanjing 210096, China
    J. Semicond., 2009, 5 (055007-1-055007-5):
  • [44] Design Guidelines for the Noise Optimization of a 0.18 μm CMOS Low-Noise Amplifier
    Ahmed A. Youssef
    Analog Integrated Circuits and Signal Processing, 2006, 46 : 193 - 201
  • [45] A 58-dB? 20-Gb/s inverter-based cascode transimpedance amplifier for optical communications附视频
    Quan Pan
    Xiongshi Luo
    Journal of Semiconductors, 2022, (01) : 57 - 62
  • [46] 40-Gb/s, 0.18-μm CMOS Front-End Amplifier for VSR Parallel Optical Receiver
    Li Zhiqun
    Xue Zhaofeng
    Chen Lili
    Wang Zhigong
    Feng Jun
    2009 SYMPOSIUM ON PHOTONICS AND OPTOELECTRONICS (SOPO 2009), 2009, : 296 - 299
  • [47] 4-channel, 40 Gb/s front-end amplifier for parallel optical receiver in 0.18 μm CMOS
    Chen YingMei
    Zhu Lei
    Zhang Li
    Li Wei
    SCIENCE CHINA-INFORMATION SCIENCES, 2013, 56 (04) : 1 - 7
  • [48] A 34Gb/s 2:1 MUX/CMU based on a distributed amplifier using 0.18μm CMOS
    Singh, U
    Li, LJ
    Green, MM
    2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2005, : 132 - 135
  • [49] 4-channel,40 Gb/s front-end amplifier for parallel optical receiver in 0.18 μm CMOS
    CHEN YingMei
    ZHU Lei
    ZHANG Li
    LI Wei
    Science China(Information Sciences), 2013, 56 (04) : 166 - 172
  • [50] 4-channel, 40 Gb/s front-end amplifier for parallel optical receiver in 0.18 μm CMOS
    YingMei Chen
    Lei Zhu
    Li Zhang
    Wei Li
    Science China Information Sciences, 2013, 56 : 1 - 7