DESIGN AND OPTIMIZATION OF 0.18 μm CMOS TRANSIMPEDANCE AMPLIFIER FOR 20 Gb/s OPTICAL COMMUNICATIONS USING GENETIC ALGORITHMS

被引:0
|
作者
Abdo, Emad A. [1 ]
Muttlak, Saad G. [2 ]
Sabaawi, Ahmed M. A. [1 ]
Missous, M. [2 ]
机构
[1] Ninevah Univ, Coll Elect Eng, Elect Eng Dept, Mosul, Iraq
[2] Univ Manchester, Dept Elect & Elect Engn, Manchester M13 9PL, Lancs, England
来源
关键词
CMOS based optical receiver; GA; MATLAB; OEIC modeling; Transimpedance amplifier; TIA;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A comprehensive study focusing on the design and optimization of a single stage transimpedance front-end amplifier (TIA) for over 20 Gb/s optical system applications is presented in this paper. The work involves characterizing the most important parameters of the TIA circuit such as frequency bandwidth, transimpedance gain, input referred noise current, group delay and DC power consumption. An optimization procedure exploiting genetic algorithms (GA) technique is employed to improve the TIA performance, obtaining the optimal transistor geometry, which has then led to maximizing the amplifier bandwidth without sacrificing the IRN and group delay parameters. To this end, several multi-objective function formulations are used as fitness function. The simulation results showed that the formulation of the fitness function taking the transistor's transconductance (g(m)) and the bandwidth at-3 dB ( BW3dB) into account provides a significant performance. The achieved BW3dB value, DC power consumption and input referred noise current were 15.7 GHz, 4.6 mW and 9.7 pA/root Hz, respectively, which are promising compared with the state of the art. A MATLAB environment for the genetic algorithm implementation is utilized along with a radio frequency based advanced design system (ADS) software for the 0.18 mu m CMOS transimpedance technology simulation.
引用
收藏
页码:2157 / 2175
页数:19
相关论文
共 50 条
  • [31] A 0.18 μm CMOS linear-in-dB AGC post-amplifier for optical communications
    Aznar, Francisco
    Celma, Santiago
    Calvo, Belen
    MICROELECTRONICS RELIABILITY, 2011, 51 (05) : 959 - 964
  • [32] A 40Gb/s, 0.18μm CMOS front-end amplifier for VSR parallel optical receivers
    Li, Zhiqun
    Xue, Zhaofeng
    Wang, Zhigong
    Feng, Jun
    Zhang, Li
    Li, Wei
    Gaojishu Tongxin/Chinese High Technology Letters, 2007, 17 (06): : 591 - 594
  • [33] 0.18 μm CMOS integrated limiting amplifier and clock and data recovery circuits for 10 Gb/s optical receiver
    Liu, Xin-Fang
    Feng, Jun
    Jin, Jie
    Wang, Jun-Feng
    Lu, Jing-Yu
    Yuan, Sheng
    Dianzi Qijian/Journal of Electron Devices, 2004, 27 (04):
  • [34] A 40 mW 3 Gb/s Self-Compensated Differential Transimpedance Amplifier With Enlarged Input Capacitance Tolerance in 0.18 μm CMOS Technology
    Tsai, Chia-Ming
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (10) : 2671 - 2677
  • [35] 40Gb/s amplifier and ESD protection circuit in 0.18μm CMOS technology
    Galal, S
    Razavi, B
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 480 - 481
  • [36] A 42.15-68.35 dBΩ TUNABLE GAIN TRANSIMPEDANCE AMPLIFIER USING 0.18-μm CMOS PROCESS
    Chang, Yu-Hsin
    Chiang, Yen-Chung
    Yang, Ching-Yuan
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2015, 57 (04) : 830 - 832
  • [37] Design of a Low-Power 20Gb/s 1:4 Demultiplexer in 0.18μm CMOS
    PAN Min
    FENG Jun
    Chinese Journal of Electronics, 2015, 24 (01) : 71 - 75
  • [38] Design of a Low-Power 20Gb/s 1:4 Demultiplexer in 0.18μm CMOS
    Pan Min
    Feng Jun
    CHINESE JOURNAL OF ELECTRONICS, 2015, 24 (01) : 71 - 75
  • [39] 5 Gb/s LOW-NOISE AND HIGH BANDWIDTH 0.35 μm CMOS TRANSIMPEDANCE AMPLIFIER
    Hammoudi, Escid
    Mokhtar, Attari
    COMPUTATIONAL INTELLIGENCE IN BUSINESS AND ECONOMICS, 2010, 3 : 649 - 656
  • [40] 20-Gb/s 1:2 demultiplexer in 0.18-μm CMOS
    Zhang, Chang-Chun
    Wang, Zhi-Gong
    2008 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, VOLS 1-4, 2008, : 1419 - 1422