Cryogenic characterisation of 55 nm SONOS charge-trapping memory in AC and DC modes

被引:7
|
作者
Fan, Lin-Jie [1 ,4 ]
Bi, Jin-Shun [1 ,4 ]
Xu, Yan-Nan [1 ,4 ]
Xi, Kai [1 ]
Ma, Yao [2 ]
Liu, Ming [1 ]
Majumdar, Sandip [3 ]
机构
[1] Chinese Acad Sci, Key Lab Microelect Device & Integrated Technol, Inst Microelect, Beijing 100029, Peoples R China
[2] Sichuan Univ, Coll Phys, Chengdu 610065, Sichuan, Peoples R China
[3] ICFAI Univ, Sch Phys, Agartala 799210, India
[4] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
基金
中国国家自然科学基金;
关键词
integrated circuit reliability; silicon; Poole-Frenkel effect; silicon compounds; tunnelling; random-access storage; elemental semiconductors; cryogenic electronics; low-temperature techniques; cryogenic characterisation; cryogenic conditions; AC mode; pulse voltage; direct voltage; SONOS; threshold voltage; read curve; memory window; cryogenic temperatures; silicon-oxide-nitride-oxide-silicon memory cells; SONOS charge-trapping memory; DC modes; direct voltage sweeping; subthreshold swing; programming efficiency; pre-tunnelling electron quantity; Poole-Frenkel effect suppression; on-state current; electrical responses; size; 55; 0; nm; SiON-Si; TEMPERATURE; CMOS; PERFORMANCE; MOSFET;
D O I
10.1049/el.2019.3229
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The electrical responses of 55 nm silicon-oxide-nitride-oxide-silicon (SONOS) memory cells have been investigated under cryogenic conditions, and the changes of the read curves of SONOS in AC mode (programmed/erased with pulse voltage) and DC mode (programmed/erased with direct voltage sweeping) at low temperatures are compared. The experimental results show that with the decrease of temperature, the subthreshold swing of SONOS decreases, whereas the on-state current of SONOS increases. The difference in AC and DC operations causes the threshold voltage of the read curve to drift accordingly, leading to the different change in the memory window. However, in both modes of operations, the efficiencies of programming and erasing decrease at cryogenic temperatures. It is analysed that the reduction of programming efficiency at cryogenic temperatures is caused by the decrease in the quantity of pre-tunnelling electrons. The reduction in erasing efficiency is attributable to the suppression of the Poole-Frenkel effect at low temperatures, which makes it more difficult for electrons to be de-trapped.
引用
收藏
页码:199 / +
页数:3
相关论文
共 50 条
  • [1] Performance improvement of SONOS memory by bandgap engineering of charge-trapping layer
    Chen, TS
    Wu, KH
    Chung, H
    Kao, CH
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (04) : 205 - 207
  • [2] Characterisation of retention properties of charge-trapping memory cells at low temperatures
    Yurchuk, E.
    Bollmann, J.
    Mikolajick, T.
    5TH INTERNATIONAL EEIGM/AMASE/FORGEMAT CONFERENCE ON ADVANCED MATERIALS RESEARCH, 2009, 5
  • [3] Novel SONOS-type nonvolatile memory device with stacked tunneling and charge-trapping layers
    Tsai, Ping-Hung
    Chang-Lioa, Kuei-Shu
    Wu, Tai-Yu
    Wang, Tien-Ko
    Tzeng, Pei-Jer
    Lin, Cha-Hsin
    Lee, Lung-Sheng
    Tsai, Ming-Jin
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 76 - +
  • [4] Novel SONOS-type nonvolatile memory device with suitable band offset in HfAlO charge-trapping layer
    Tsai, Ping-Hung
    Chang-Liao, Kuei-Shu
    Liu, Chu-Yung
    Wang, Tien-Ko
    Tzeng, P. J.
    Lee, L. S.
    Tsai, M. J.
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 20 - +
  • [5] Novel SONOS-type nonvolatile memory device with optimal al doping in HfAlO charge-trapping layer
    Tsai, Ping-Hung
    Chang-Liao, Kuei-Shu
    Liu, Chu-Yung
    Wang, Tien-Ko
    Tzeng, P. J.
    Lin, C. H.
    Lee, L. S.
    Tsai, M. -J.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (03) : 265 - 268
  • [6] New nonvolatile memory with charge-trapping sidewall
    Fukuda, M
    Nakanishi, T
    Nara, Y
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (07) : 490 - 492
  • [7] Dual-sputtered process sensitivity of HfGdO charge-trapping layer in SONOS-type nonvolatile memory
    Wang, Jer-Chyi
    Chou, Pai-Chi
    Lai, Chao-Sung
    Liu, Li-Chi
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2011, 29 (01):
  • [8] Total Ionizing Dose Effects of 55-nm Silicon-Oxide-Nitride-Oxide-Silicon Charge Trapping Memory in Pulse and DC Modes
    Li, Mei
    Bi, Jin-Shun
    Xu, Yan-Nan
    Li, Bo
    Xi, Kai
    Wang, Hai-Bin
    Jing-Liu
    Jin-Li
    Ji, Lan-Long
    Luo, Li
    Liu, Ming
    CHINESE PHYSICS LETTERS, 2018, 35 (07)
  • [9] Total Ionizing Dose Effects of 55-nm Silicon-Oxide-Nitride-Oxide-Silicon Charge Trapping Memory in Pulse and DC Modes
    李梅
    毕津顺
    徐彦楠
    李博
    习凯
    王海滨
    刘璟
    李金
    季兰龙
    骆丽
    刘明
    Chinese Physics Letters, 2018, 35 (07) : 135 - 138
  • [10] Total Ionizing Dose Effects of 55-nm Silicon-Oxide-Nitride-Oxide-Silicon Charge Trapping Memory in Pulse and DC Modes
    李梅
    毕津顺
    徐彦楠
    李博
    习凯
    王海滨
    刘璟
    李金
    季兰龙
    骆丽
    刘明
    Chinese Physics Letters, 2018, (07) : 135 - 138