High performance timing-driven rank filter

被引：1
|
作者：
Szanto, Peter [1 ]
Feher, Bela [1 ]
Szedo, Gabor [2 ]
机构：
[1] Budapest Univ Technol & Econ, Dept Measurement & Informat Syst, Budapest, Hungary
[2] Xilinx Inc, San Jose, CA 95124 USA
来源：
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3 | 2006年
关键词：
D O I：
10.1109/ICECS.2006.379898
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents an FPGA implementation of a high performance rank filter for video and image processing. The architecture exploits the features of current FPGAs and offers tradeoff between complexity and clock speed. By maximizing the operating frequency the complexity of the filter structure can be considerably reduced compared to previous 2D architectures.
引用
收藏
页码：752 / +
页数：2
相关论文
共 50 条
  • [21] On a new timing-driven routing tree problem
    Chang, YW
    Wong, DF
    Zhu, K
    Wong, CK
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 420 - 423
  • [22] Buffer insertion during timing-driven placement
    Papa, D.A., 2013, Springer Verlag (166 LNEE):
  • [23] Quadratic Timing Objectives for Incremental Timing-Driven Placement Optimization
    Fogaca, Mateus
    Hach, Guilherme
    Monteiro, Jucemar
    Johann, Marcelo
    Reis, Ricardo
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 620 - 623
  • [24] Routing-aware Incremental Timing-driven Placement
    Monteiro, Jucemar
    Darav, Nima Karimpour
    Flach, Guilherme
    Fogaca, Mateus
    Reis, Ricardo
    Kennings, Andrew
    Johann, Marcelo
    Behjat, Laleh
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 290 - 295
  • [25] TIMING-DRIVEN LAYOUT OF CELL-BASED ICS
    TEIG, S
    SMITH, RL
    SEATON, J
    VLSI SYSTEMS DESIGN, 1986, 7 (05): : 63 - &
  • [26] Timing-Driven Placement for Carbon Nanotube Circuits
    Wang, Chen
    Jiang, Li
    Hu, Shiyan
    Li, Tianjian
    Liang, Xiaoyao
    Jing, Naifeng
    Qian, Weikang
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 362 - 367
  • [27] TILA: Timing-Driven Incremental Layer Assignment
    Yu, Bei
    Liu, Derong
    Chowdhury, Salim
    Pan, David Z.
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 110 - 117
  • [28] Timing-Driven Power Optimisation and Power-Driven Timing Optimisation of Combinational Circuits
    Mehrotra, Rashmi
    English, Tom
    Schellekens, Michel
    Hollands, Steve
    Popovici, Emanuel
    JOURNAL OF LOW POWER ELECTRONICS, 2011, 7 (03) : 364 - 380
  • [29] A timing-driven partitioning system for multiple FPGAs
    Roy, K
    Sechen, C
    VLSI DESIGN, 1996, 4 (04) : 309 - 328
  • [30] An Analytical Timing-Driven Algorithm for Detailed Placement
    Monteiro, Jucemar
    Flach, Guilherme
    Johann, Marcelo
    Guntzel, Jose L. A.
    2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
12345