A novel global self-timing methodology for BSFQ circuits

被引：3

作者：

Teh, CK ^{[1
]}

Okabe, Y ^{[1
]}

机构：

[1] Univ Tokyo, Dept Elect Engn, Tokyo 1138656, Japan

来源：

IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 2003年 / 13卷 / 02期

关键词：

asynchronous design; Boolean primitive; BSFQ; pipelining; self-timing; SFQ circuits;

D O I：

10.1109/TASC.2003.813931

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Recently we have proposed Boolean single-flux-quantum (BSFQ) circuits, which like CMOS circuits directly support Boolean primitives, and do not require local synchronization for their elementary cells as well as for their combinational cells. However, only the cell-level timing description of the BSFQ circuits was considered, which did not specify their global timing strategy in a system-level design. In this paper, we present a novel global self-timing methodology, dual encoding hierarchical pipelining (DEHP), for the locally asynchronous BSFQ circuits. In circuit implementation, a nonvolatile memory cell named ND-DFF and a volatile memory cell named D-DFF have been designed.

引用

页码：543 / 546

页数：4

共 50 条

[41] Examination of neural timing circuits in schizophrenia with eye-blink conditioning methodology
Brown, SM
Kieffaber, PD
Vohs, JL
Shekhar, A
Steinmetz, JE
Hetrick, WP
BIOLOGICAL PSYCHIATRY, 2003, 53 (08) : 186S - 187S
[42] IMAGES AS MEDIATORS IN ONE-TRIAL PAIRED-ASSOCIATE LEARNING .2. SELF-TIMING IN SUCCESSIVE LISTS
BUGELSKI, BR
JOURNAL OF EXPERIMENTAL PSYCHOLOGY, 1968, 77 (02): : 328 - &
[43] CMOS differential logic family with self-timing and charge-recycling for high-speed and low-power VLSI
Kong, BS
Im, JD
Kim, YC
Jang, SJ
Jun, YH
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2003, 150 (01): : 45 - 50
[44] Two level compact simulation methodology for timing analysis of power-switched circuits
Henzler, S
Georgakos, G
Berthold, J
Schmitt-Landsiedel, D
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 789 - 798
[45] dRail: A Novel Physical Layout Methodology for Power Gated Circuits
Mistry, Jatin N.
Biggs, John
Myers, James
Al-Hashimi, Bashir M.
Flynn, David
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2013, 7606 : 245 - 255
[46] A Novel Design Methodology to Optimize The Speed and Power of the CNTFET Circuits
Kim, Young Bok
Kim, Yong-Bin
Lombardi, Fabrizio
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1130 - 1133
[47] Novel Control Methodology for Detecting Series Arc in DC Circuits
Sultana, Qumera
Mishra, PriyaRanjan
Chary, Sreenivasa
2017 IEEE SECOND INTERNATIONAL CONFERENCE ON DC MICROGRIDS (ICDCM), 2017, : 12 - 17
[48] A novel methodology to reduce leakage power in CMOS complementary circuits
Lakshmikanthan, Preetham
Nunez, Adrian
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 614 - 623
[49] Self-suppression of reset induced triggering in picosecond SPAD timing circuits
Rech, I.
Resnati, D.
Gulinatti, A.
Ghioni, M.
Cova, S.
REVIEW OF SCIENTIFIC INSTRUMENTS, 2007, 78 (08):
[50] Novel design methodology for short-channel MOSFET analog circuits
Pinto, RLO
Maloberti, F
3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 270 - 276

← 1 2 3 4 5 →