RePAIR: A ReRAM-based Processing-in-Memory Accelerator for Indel Realignment

被引：0

作者：

Wu, Ting ^{[1
,2
]}

Nien, Chin-Fu ^{[2
]}

Chou, Kuang-Chao ^{[3
]}

Cheng, Hsiang-Yun ^{[2
]}

机构：

[1] Carnegie Mellon Univ, Elect & Comp Engn, Pittsburgh, PA 15213 USA

[2] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei, Taiwan

[3] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan

来源：

PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022) | 2022年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Genomic analysis has attracted a lot of interest recently since it is the key to realizing precision medicine for diseases such as cancer. Among all the genomic analysis pipeline stages, Indel Realignment is the most time-consuming and induces intensive data movements. Thus, we propose RePAIR, the first ReRAM-based processing-in-memory accelerator targeting the Indel Realignment algorithm. To further increase the computation parallelism, we design several mapping and scheduling optimization schemes. RePAIR achieves 7443x speedup and is 27211x more energy efficient over the GATK3.8 running on a CPU server, significantly outperforming the state-of-the-art.

引用

页码：400 / 405

页数：6

共 50 条

[41] Design for ReRAM-based Main-Memory Architectures
Jagasivamani, Meenatchi
Walden, Candace
Singh, Devesh
Kang, Luyi
Li, Shang
Asnaashari, Mehdi
Dubois, Sylvain
Yeung, Donald
Jacob, Bruce
MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 342 - 350
[42] AtomLayer: A Universal ReRAM-Based CNN Accelerator with Atomic Layer Computation
Qiao, Ximing
Cao, Xiong
Yang, Huanrui
Song, Linghao
Li, Hai
2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
[43] PIMS: A Lightweight Processing-in-Memory Accelerator for Stencil Computations
Li, Jie
Wang, Xi
Tumeo, Antonino
Williams, Brody
Leidel, John D.
Chen, Yong
MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 41 - 52
[44] NeuroPIM: Felxible Neural Accelerator for Processing-in-Memory Architectures
Bidgoli, Ali Monavari
Fattahi, Sepideh
Rezaei, Seyyed Hossein Seyyedaghaei
Modarressi, Mehdi
Daneshtalab, Masoud
2023 26TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, DDECS, 2023, : 51 - 56
[45] AUTO-PRUNE: Automated DNN Pruning and Mapping for ReRAM-Based Accelerator
Yang, Siling
Chen, Weijian
Zhang, Xuechen
He, Shuibing
Yin, Yanlong
Sun, Xian-He
PROCEEDINGS OF THE 2021 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, ICS 2021, 2021, : 304 - 315
[46] ReRAM-based In-Memory Computation of Galois Field arithmetic
Mandal, Swagata
Bhattacharjee, Debjyoti
Tavva, Yaswanth
Chattopadhyay, Anupam
PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 1 - 6
[47] FullReuse: A Novel ReRAM-based CNN Accelerator Reusing Data in Multiple Levels
Luo, Changhang
Diao, Jietao
Chen, Changlin
2020 THE 5TH IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2020), 2020, : 177 - 183
[48] PattPIM: A Practical ReRAM-Based DNN Accelerator by Reusing Weight Pattern Repetitions
Zhang, Yuhao
Jia, Zhiping
Pan, Yungang
Du, Hongchao
Shen, Zhaoyan
Zhao, Mengying
Shao, Zili
PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
[49] Functionality-Based Processing-in-Memory Accelerator for Deep Convolutional Neural Networks
Kim, Min-Jae
Kim, Jeong-Geun
Yoon, Su-Kyung
Kim, Shin-Dug
IEEE ACCESS, 2021, 9 : 145098 - 145108
[50] A Reduced Architecture for ReRAM-Based Neural Network Accelerator and Its Software Stack
Ji, Yu
Liu, Zixin
Zhang, Youhui
IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (03) : 316 - 331

← 1 2 3 4 5 →