RePAIR: A ReRAM-based Processing-in-Memory Accelerator for Indel Realignment

被引:0
|
作者
Wu, Ting [1 ,2 ]
Nien, Chin-Fu [2 ]
Chou, Kuang-Chao [3 ]
Cheng, Hsiang-Yun [2 ]
机构
[1] Carnegie Mellon Univ, Elect & Comp Engn, Pittsburgh, PA 15213 USA
[2] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei, Taiwan
[3] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Genomic analysis has attracted a lot of interest recently since it is the key to realizing precision medicine for diseases such as cancer. Among all the genomic analysis pipeline stages, Indel Realignment is the most time-consuming and induces intensive data movements. Thus, we propose RePAIR, the first ReRAM-based processing-in-memory accelerator targeting the Indel Realignment algorithm. To further increase the computation parallelism, we design several mapping and scheduling optimization schemes. RePAIR achieves 7443x speedup and is 27211x more energy efficient over the GATK3.8 running on a CPU server, significantly outperforming the state-of-the-art.
引用
收藏
页码:400 / 405
页数:6
相关论文
共 50 条
  • [21] SRA: A Secure ReRAM-Based DNN Accelerator
    Zhao, Lei
    Zhang, Youtao
    Yang, Jun
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 355 - 360
  • [22] ReCSA: a dedicated sort accelerator using ReRAM-based content addressable memory
    Huize Li
    Hai Jin
    Long Zheng
    Yu Huang
    Xiaofei Liao
    Frontiers of Computer Science, 2023, 17
  • [23] Data Pruning-enabled High Performance and Reliable Graph Neural Network Training on ReRAM-based Processing-in-Memory Accelerators
    Ogbogu, Chukwufumnanya
    Joardar, Biresh
    Chakrabarty, Krishnendu
    Doppa, Jana
    Pande, Partha Pratim
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (05)
  • [24] PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning
    Song, Linghao
    Qian, Xuehai
    Li, Hai
    Chen, Yiran
    2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, : 541 - 552
  • [25] RED: A ReRAM-Based Efficient Accelerator for Deconvolutional Computation
    Li, Ziru
    Li, Bing
    Fan, Zichen
    Li, Hai
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4736 - 4747
  • [26] ARCHER: a ReRAM-based accelerator for compressed recommendation systems
    Shen, Xinyang
    Liao, Xiaofei
    Zheng, Long
    Huang, Yu
    Chen, Dan
    Jin, Hai
    FRONTIERS OF COMPUTER SCIENCE, 2024, 18 (05)
  • [27] ARCHER: a ReRAM-based accelerator for compressed recommendation systems
    Xinyang Shen
    Xiaofei Liao
    Long Zheng
    Yu Huang
    Dan Chen
    Hai Jin
    Frontiers of Computer Science, 2024, 18
  • [28] A Versatile ReRAM-based Accelerator for Convolutional Neural Networks
    Mao, Manqing
    Sun, Xiao Yu
    Peng, Xiaochen
    Yu, Shimeng
    Chakrabarti, Chaitali
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2018, : 211 - 216
  • [29] 3A-ReRAM: Adaptive Activation Accumulation in ReRAM-Based CNN Accelerator
    Zhang, Zihan
    Jiang, Jianfei
    Wang, Qin
    Mao, Zhigang
    Jing, Naifeng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (01) : 176 - 188
  • [30] A Design Framework for Processing-In-Memory Accelerator
    Gao, Di
    Shen, Tianhao
    Zhuo, Cheng
    2018 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2018,