Variation-Aware Deep Nanometer Gate Performance Modeling: An Analytical Approach

被引：0

作者：

Chen, Min ^{[1
]}

Yi, Yang ^{[2
]}

Zhao, Wei ^{[1
]}

Ma, Dian ^{[3
]}

机构：

[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85281 USA

[2] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA

[3] Missouri Univ Sci & Technol, Dept Elect & Comp Engn, Rolla, MO 65409 USA

来源：

2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT) | 2011年

关键词：

DELAY;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A complete set of analytical gate performance models is developed based on driving current analysis. Closed-form equations for gate delay and output slew are obtained, which capture the dependence on key process and design parameters, such as the input slew, threshold voltage, etc. Using these formulas, gate performance of various topologies is accurately predicted under both nominal and variational conditions. This work can be easily implemented to enhance fast statistical timing analysis, circuit optimization and aging characterization.

引用

页码：410 / 413

页数：4

共 50 条

[21] A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing
Paul, Somnath
Mukhopadhyay, Saibal
Bhunia, Swarup
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2449 - 2461
[22] A Fast and Accurate Process Variation-Aware Modeling Technique for Resistive Bridge Defects
Zhong, Shida
Khursheed, Saqib
Al-Hashimi, Bashir M.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (11) : 1719 - 1730
[23] Variation-Aware Modeling of Integrated Capacitors Based on Floating Random Walk Extraction
Maffezzoni, Paolo
Zhang, Zheng
Levantino, Salvatore
Daniel, Luca
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2180 - 2184
[24] Multi-layer interconnect performance comers for variation-aware timing analysis
Huebbers, Frank
Dasdan, Ali
Ismail, Yehea
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 713 - +
[25] Variation-aware physics-based electromigration modeling and experimental calibration for VLSI interconnects
Nair, Sarath Mohanachandran
Bishnoi, Rajendra
Tahoori, Mehdi B.
Zahedmanesh, Houman
Croes, Kristof
Garello, Kevin
Kar, Gouri Sankar
Catthoor, Francky
2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
[26] A Variation-Aware Quantum Circuit Mapping Approach Based on Multi-Agent Cooperation
Zhu, Pengcheng
Ding, Weiping
Wei, Lihua
Cheng, Xueyun
Guan, Zhijin
Feng, Shiguang
IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (08) : 2237 - 2249
[27] Robust Low-Power Reconfigurable Computing with a Variation-Aware Preferential Design Approach
Paul, Somnath
Mukhopadhyay, Saibal
Bhunia, Swarup
2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
[28] Towards Variation-Aware System-Level Power Estimation of DRAMs: An Empirical Approach
Chandrasekar, Karthik
Weis, Christian
Akesson, Benny
Wehn, Norbert
Goossens, Kees
2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
[29] Variation-aware performance verification using at-speed structural test and statistical timing
Iyengar, Vikram
Xiong, Jinjun
Venkatesan, Subbayyan
Zolotov, Vladimir
Lackey, David
Habitz, Peter
Visweswariah, Chandu
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 405 - +
[30] VarSim: A fast process variation-aware thermal modeling methodology using Green's functions
Sultan, Hameedah
Sarangi, Smruti R.
MICROELECTRONICS JOURNAL, 2023, 142

← 1 2 3 4 5 →