Hardware/software co-verification platform for EOS design

被引：0
|
作者：
Wang, P [1 ]
Liu, JS [1 ]
Zeng, LG [1 ]
机构：
[1] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
来源：
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2003年
关键词：
hardware/software co-verification; EOS;
D O I：
10.1109/ICASIC.2003.1277522
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Ethernet over SDH/SONET (EOS) has become a hotspot in data transmission technology for it combines the merits of both Ethernet and SDH/SONET. However. implementing an EOS system on a chip is complex and needs full verifications. This paper introduces our design of Hardware/Software co-verification platform for EOS design. The hardware platform contains a microprocessor board and an FPGA (Field Programmable Gate Array)-based verification board, and the corresponding software includes test benches running in FPGAs. controlling programs for the microprocessor and a console program with GUT (Graphical User lnterface) interface for configuration, management and supervision. The design is cost-effective and has been successfully employed in verifying several IP (Intellectual Property) blocks of our EOS chip. Moreover. it is flexible and can be applied as a general-purpose verification platform.
引用
收藏
页码：195 / 198
页数：4
相关论文
共 50 条
  • [31] Hardware and software co-verification - Key to co-design (Reprinted from Electronic Design, September 15, 1997)
    Leef, S
    ELECTRONIC DESIGN, 1998, : 18 - +
  • [32] Re-useable hardware/software co-verification of IP blocks
    Bruce, A
    Goodenough, J
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 413 - 417
  • [33] Re-useable hardware software co-verification of IP blocks
    Bruce, A
    Goodenough, J
    ELECTRONIC ENGINEERING DESIGN, 2002, 74 (908): : 20 - +
  • [34] Hardware and software co-verification from security perspective in SoC platforms
    Chen, Kejun
    Sun, Lei
    Deng, Qingxu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 122
  • [35] Multiple Scenario Approach for Pre-Silicon Hardware/Software Co-Verification
    Katona, Mihajlo
    Djukaric, Dragan
    Cvejanovic, Djordje
    2009 1ST IEEE EASTERN EUROPEAN CONFERENCE ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, 2009, : 110 - +
  • [36] Hardware/software security co-verification and vulnerability detection: An information flow perspective
    Qin, Maoyuan
    Zhu, Jiacheng
    Mao, Baolei
    Hu, Wei
    INTEGRATION-THE VLSI JOURNAL, 2024, 94
  • [37] Efficient Reachability Analysis of Buchi Pushdown Systems for Hardware/Software Co-verification
    Li, Juncao
    Xie, Fei
    Ball, Thomas
    Levin, Vladimir
    COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2010, 6174 : 339 - +
  • [38] Software and Hardware Co-verification Technology Based on Virtual Prototyping of RF SoC
    Gao, Yuhan
    Liu, Lintao
    Du, Haoming
    Gong, Qiao
    2018 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING TECHNOLOGY (CCET), 2018, : 244 - 247
  • [39] Hardware/software security co-verification and vulnerability detection: An information flow perspective
    Qin, Maoyuan
    Zhu, Jiacheng
    Mao, Baolei
    Hu, Wei
    Integration, 2024, 94
  • [40] A system-level co-verification environment for ATM hardware design
    Post, G
    Muller, A
    Grotker, T
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 424 - 428
12345