Hardware/software co-verification platform for EOS design

被引：0
|
作者：
Wang, P [1 ]
Liu, JS [1 ]
Zeng, LG [1 ]
机构：
[1] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
来源：
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2003年
关键词：
hardware/software co-verification; EOS;
D O I：
10.1109/ICASIC.2003.1277522
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Ethernet over SDH/SONET (EOS) has become a hotspot in data transmission technology for it combines the merits of both Ethernet and SDH/SONET. However. implementing an EOS system on a chip is complex and needs full verifications. This paper introduces our design of Hardware/Software co-verification platform for EOS design. The hardware platform contains a microprocessor board and an FPGA (Field Programmable Gate Array)-based verification board, and the corresponding software includes test benches running in FPGAs. controlling programs for the microprocessor and a console program with GUT (Graphical User lnterface) interface for configuration, management and supervision. The design is cost-effective and has been successfully employed in verifying several IP (Intellectual Property) blocks of our EOS chip. Moreover. it is flexible and can be applied as a general-purpose verification platform.
引用
收藏
页码：195 / 198
页数：4
相关论文
共 50 条
  • [21] Formal Hardware/Software Co-Verification of Embedded Power Controllers
    Dasgupta, Pallab
    Srivas, Mandayam K.
    Mukherjee, Rajdeep
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (12) : 2025 - 2029
  • [22] An Automata-Theoretic Approach to Hardware/Software Co-verification
    Li, Juncao
    Xie, Fei
    Ball, Thomas
    Levin, Vladimir
    McGarvey, Con
    FUNDAMENTAL APPROACHES TO SOFTWARE ENGINEERING, PROCEEDINGS, 2010, 6013 : 248 - +
  • [23] The RESCUE Approach - Towards Compositional Hardware/Software Co-Verification
    Herber, Paula
    2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), 2014, : 721 - 724
  • [24] Software/Hardware Co-Verification for Custom Instruction Set Processors
    Jakobs, Marie-Christine
    Pauck, Felix
    Platzner, Marco
    Wehrheim, Heike
    Wiersema, Tobias
    IEEE ACCESS, 2021, 9 : 160559 - 160579
  • [25] Design of a hardware/software co-simulation/verification platform
    Wu, Ye
    Jiang, Hai
    Wei, Chao
    IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 488 - +
  • [26] A Fast Hardware/Software Co-Verification Method using a real hardware acceleration
    Ben Ayed, Mossaad
    Bouchhima, Faouzi
    Abid, Mohamed
    2012 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2012,
  • [27] A hardware/software co-design and co-verification on a novel embedded object-oriented processor
    Yau, CH
    Tan, YY
    Mok, PL
    Yu, WS
    Fong, AS
    EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 371 - 380
  • [28] Formal Techniques for Effective Co-verification of Hardware/Software Co-designs
    Mukherjee, Rajdeep
    Purandare, Mitra
    Polig, Raphael
    Kroening, Daniel
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [29] Formal Hardware/Software Co-Verification by Interval Property Checking with Abstraction
    Nguyen, Minh D.
    Wedler, Markus
    Stoffel, Dominik
    Kunz, Wolfgang
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 510 - 515
  • [30] Guiding component-based hardware/software co-verification with patterns
    Li, Juncao
    Me, Fei
    Liu, Huaiyu
    SEAA 2007: 33RD EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS, PROCEEDINGS, 2007, : 67 - +
12345