Gate CD control considering variation of gate and STI structure

被引:0
|
作者
Kurihara, Masaru [1 ]
Tanaka, Jun'ichi [1 ]
Izawa, Masaru [1 ]
Kawai, Kenji [2 ]
Fujiwara, Nobuo [2 ]
机构
[1] Hitachi Ltd, Cent Res Lab, Tokyo 1858601, Japan
[2] Renesas Technol Corp, Proc Dev Dept, Itami, Hyogo 6640005, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a fab-wide APC system to control critical dimension (CD) of gate electrode length. We have also developed a model equation to predict gate CD by considering the structures of gate electrode and STI. This prediction model was also used to do factor analysis of gate CD variation. Effectiveness of the prediction model for feedforward control was evaluated by both simulation and experiment.
引用
收藏
页码:95 / +
页数:2
相关论文
共 50 条
  • [41] A Trapezoidal Cross-Section Stacked Gate FinFET with Gate Extension for Improved Gate Control
    Mangesh, Sangeeta
    Chopra, Pradeep
    Saini, Krishan K.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (01) : 189 - 194
  • [42] Free Vibration Characteristics of a Rectangular Lock Gate Structure Considering Fluid-Structure Interaction
    Pani, P. K.
    Bhattacharyya, S. K.
    ADVANCES IN VIBRATION ENGINEERING, 2008, 7 (01): : 51 - 69
  • [43] Investigation of trench process variation on the recessed-gate junctionless MOSFETs considering the circuit application
    Li, Wentao
    Lou, Haijun
    Lin, Xinnan
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (08)
  • [44] Airport Gate Assignment Considering Ground Movement
    Neuman, Urszula M.
    Atkin, Jason A. D.
    COMPUTATIONAL LOGISTICS, ICCL 2013, 2013, 8197 : 184 - 198
  • [45] Gate delay calculation considering the crosstalk capacitances
    Abbaspour, S
    Pedram, M
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 853 - 858
  • [46] Insulated gate bipolar transistor with trench gate structure of accumulation channel
    Qian Mengliang
    Li Zehong
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (03)
  • [47] Insulated gate bipolar transistor with trench gate structure of accumulation channel
    钱梦亮
    李泽宏
    张波
    李肇基
    半导体学报, 2010, 31 (03) : 41 - 44
  • [48] Statistical modeling of gate-delay variation with consideration of intra-gate variability
    Okada, K
    Yamaoka, K
    Onodera, H
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 513 - 516
  • [49] Analytical Modeling of Double Gate MOSFET using Back Gate Insulator Thickness Variation
    Vishvakarma, S. K.
    Saxena, A. K.
    Dasgupta, S.
    Fjeldly, Tor A.
    2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2009, : 106 - +
  • [50] Unsupervised Quantum Gate Control for Gate-Model Quantum Computers
    Laszlo Gyongyosi
    Scientific Reports, 10