共 50 条
- [31] An efficient technique for leakage current estimation in sub 65nm scaled CMOS circuits based on loading effect 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 583 - +
- [32] Correlating scatterometry to CD-SEM and electrical gate measurements at the 90 nm node using TMU analysis METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 550 - 563
- [34] A Novel Design of a 47GHz Programmable Frequency Divider based on RLTSPC logic in 65nm CMOS CONFERENCE PROCEEDINGS OF 2018 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2018), 2018, : 32 - 34
- [35] Reliability analysis of a 65nm Rad-Hard SRAM-Based FPGA for CERN applications 2019 19TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2022, : 130 - 137
- [36] Two-dimensional Chemical Delineation of Junction Profile with High Spatial Resolution and Application in Failure Analysis in 65nm Technology Node ANALYTICAL TECHNIQUES FOR SEMICONDUCTOR MATERIALS AND PROCESS CHARACTERIZATION 6 (ALTECH 2009), 2009, 25 (03): : 195 - 198
- [37] A 275 Gbps AES Encryption Accelerator Using ROM-based S-Boxes in 65nm 2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
- [38] Mask Synthesis for 65nm SRAM Manufacturing Using Gradient-based Inverse Lithography Technology (ILT) 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2268 - +
- [39] A novel approach to characterize trench depth and profile using the 3D tilt capability of a critical dimension-scanning electron microscope at 65nm technology node METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
- [40] Mask repair using layout-based pattern copy for the 65 nm node and beyond PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349