共 50 条
- [21] Measurement and Analysis on Characteristics of Transmission and Polarization for 12ML 65nm CMOS 2010 IEEE SENSORS, 2010, : 548 - 551
- [22] Analysis and Comparison of Novel Clock Gating Cell Topologies in 65nm CMOS Process Technology 2019 IEEE 11TH INTERNATIONAL CONFERENCE ON HUMANOID, NANOTECHNOLOGY, INFORMATION TECHNOLOGY, COMMUNICATION AND CONTROL, ENVIRONMENT, AND MANAGEMENT (HNICEM), 2019,
- [23] In-line implant and RTP process monitoring using the Carrier Illumination technique for 65nm and beyond HIGH-POWER DIODE LASER TECHNOLOGY AND APPLICATIONS IV, 2006, 6104
- [24] A 512 kb SRAM in 65nm CMOS with Divided Bitline and Novel Two-stage Sensing Technique 2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 191 - 192
- [25] Technology booster using strain-enhancing laminated SiN (SELS) for 65nm node HP MPUs IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 209 - 212
- [26] A novel design-based global CDU metrology for 1X nm node logic devices PHOTOMASK TECHNOLOGY 2013, 2013, 8880
- [27] A 60 GHz Wideband Active Balun Using Magnitude and Phase Concurrent Correction Technique in 65nm CMOS 2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 273 - 276
- [28] A 143GHz Power Amplifier Based on Over Neutralization and Power Combining Technique in 65nm CMOS 2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
- [29] A Self-Healing Technique Using ZTC Biasing for PVT Variations Compensation in 65nm CMOS Technology 2015 IEEE 28TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2015, : 128 - 131
- [30] Model-based scattering bars implementation for 65nm and 45nm nodes using IML™ technology Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 659 - 671