共 50 条
- [21] MDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs Journal of Electronic Testing, 2007, 23 : 357 - 362
- [22] MDSI: Signal integrity interconnect fault modeling and testing for SoCs JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (04): : 357 - 362
- [24] New CAD issues and considerations for the design of mixed-signal SOCs VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 : 15 - 24
- [25] Substrate noise-aware floorplanning for mixed-signal SOCs 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 445 - 448
- [27] Mixed-Signal SoCs With In Situ Self-Healing Circuitry IEEE DESIGN & TEST OF COMPUTERS, 2012, 29 (06): : 27 - 39
- [28] Test planning for mixed-signal SOCs with wrapped analog cores DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 50 - 55
- [29] Research on test structure of analog cores in mixed-signal SoCs Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2010, 22 (11): : 2004 - 2012
- [30] Power Conversion Schemes in Nanometer CMOS Mixed-Signal SoCs 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 606 - 609