FPGA Implementation of RVFTDNN for Digital Predistortion

被引：0
|
作者：
Huang, Hongyun [1 ]
Li, Zhipeng [1 ]
Bao, Lingfu [1 ]
机构：
[1] Univ Elect Sci & Technol China, Sch Elect Engn, Chengdu 611731, Sichuan, Peoples R China
来源：
2013 INTERNATIONAL WORKSHOP ON MICROWAVE AND MILLIMETER WAVE CIRCUITS AND SYSTEM TECHNOLOGY (MMWCST) | 2013年
关键词：
Adjacent channel power ration (ACPR); digital predistortion; field programmable gate array (FPGA); power amplifier; real-valued focused time-delay neural network (RVFTDNN); LINEARIZATION SYSTEM;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Hardware implementation of real-valued focused time-delay neural network (RVFTDNN) in FPGA for digital predistortion is presented in this paper. The predistorter implemented in field programmable gate array (FPGA) using RVFTDNN is obtained based on model inverse with indirect learning scheme and trained offline with Levenberg-Marquardt (LM) algorithm. Measurement results show that more than 10dB improvement of adjacent channel power ration (ACPR) performance of the power amplifier (PA) can be obtained for single carrier WCDMA signal.
引用
收藏
页码：464 / 467
页数：4
相关论文
共 50 条
  • [21] MADS: A Framework for Design and Implementation of Adaptive Digital Predistortion Systems
    Li, Lin
    Deaville, Peter
    Sapio, Adrian
    Anttila, Lauri
    Valkama, Mikko
    Wolf, Marilyn
    Bhattacharyya, Shuvra S.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (04) : 712 - 722
  • [22] Hardware implementation of subsampled adaptive subband digital predistortion algorithm
    Pham, Dang-Kien Germain
    Gagnon, Ghyslain
    Gagnon, Francois
    Desgreys, Patricia
    Loumeau, Patrick
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (01) : 121 - 129
  • [23] Hardware implementation of subsampled adaptive subband digital predistortion algorithm
    Dang-Kièn Germain Pham
    Ghyslain Gagnon
    François Gagnon
    Patricia Desgreys
    Patrick Loumeau
    Analog Integrated Circuits and Signal Processing, 2016, 89 : 121 - 129
  • [24] FPGA Implementation of a Digital FM Modem
    Hatai, Indranil
    Chakrabarti, Indrajit
    2009 INTERNATIONAL CONFERENCE ON INFORMATION AND MULTIMEDIA TECHNOLOGY, PROCEEDINGS, 2009, : 475 - 479
  • [25] FPGA implementation of digital chaotic cryptography
    Utami, D
    Suwastio, H
    Sumadjudin, B
    EURASIA-ICT 2002: INFORMATION AND COMMUNICATION TECHNOLOGY, PROCEEDINGS, 2002, 2510 : 239 - 247
  • [26] Efficient MLP digital implementation on FPGA
    Vitabile, S
    Conti, V
    Gennaro, F
    Sorbello, F
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 218 - 222
  • [27] FPGA implementation of digital IF processing in HFGWR
    Wan, XR
    Yang, ZJ
    Wen, BY
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2079 - 2081
  • [28] FPGA implementation of digital IF processing in HFGWR
    Wan, XR
    Yang, ZJ
    Ke, HY
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 387 - 390
  • [29] The FPGA Implementation of Digital Correlator in PCS
    Jiang Hai-ying
    Ma Yu-liang
    MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 5095 - 5100
  • [30] FPGA Implementation of Digital Modulation Techniques
    Quadri, Faiza
    Tete, Aruna D.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 913 - 917
12345