A comparison between noise-immunity design techniques for dynamic logic gates

被引：0

作者：

Gonzalez-Diaz, O. ^{[1
]}

Linares-Aranda, M. ^{[1
]}

Mendoza-Herndndez, F. ^{[2
]}

机构：

[1] INAOE, Puebla, Mexico

[2] Univ Sonora, Phy Res Dept, Hermosillo 83000, Sonora, Mexico

来源：

IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, | 2006年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this work, we analyze three design techniques to enhance the noise immunity of dynamic logic gates. A comparison in Power Consumption, Average Noise Threshold Energy (ANTE) and ANTE-normalized energy (EANTE) between the three techniques is presented. The dynamic logic gates using noise immunity techniques were designed with 0.35 mu m, 0.18 mu m, and 0.09 mu m CMOS process technologies and power supply of 3.3V, 1.8 V, and 1.0 V respectively. The obtained results show that for all technologies used in the simulations the Transparency Window technique [1] presents the best trade-off among noise immunity and performance as technology scales.

引用

页码：484 / +

页数：2

共 50 条

[21] COMPARISON OF NOISE-IMMUNITY OF MOBILE COMMUNICATION-SYSTEMS WITH SSB AND ANGULAR MODULATION IN ADDITIVE PLUS MULTIPLICATIVE NOISE
VOLKOV, AA
IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1989, 32 (09): : 32 - 36
[22] EFFECTIVENESS OF SYSTEMS WITH INFORMATION FEEDBACK IN COMPARISON WITH UNIDIRECTIONAL SYSTEMS, AND NOISE-IMMUNITY REQUIREMENTS FOR RETURN CHANNEL
KANEVSKI.ZM
TOKAREV, BV
TELECOMMUNICATIONS AND RADIO ENGINEER-USSR, 1969, (03): : 77 - &
[23] A novel technique to improve noise immunity of CMOS dynamic logic circuits
Ding, L
Mazumder, P
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 900 - 903
[24] New Noise Tolerance Improvement Techniques for Dynamic Logic Circuits
Paliwal, Viveka
Chandel, Rajeevan
Sarkar, Sankar
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2013, 8 (01): : 65 - 77
[25] Computational analysis and comparison of reversible gates for design and test of logic circuits
Gaur, H. M.
Singh, A. K.
Mohan, A.
Pradhan, D. K.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (11) : 1679 - 1693
[26] Design of Schmitt Trigger Logic Gates Using DTMOS for Enhanced Electromagnetic Immunity of Subthreshold Circuits
Kim, Kyungsoo
Kim, SoYoung
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2015, 57 (05) : 963 - 972
[27] A review of different techniques used to design photonic crystal-based logic gates
Jindal, Poonam
Abou Houran, Mohamad
Goyal, Deepam
Choudhary, Anurag
OPTIK, 2023, 280
[28] Analyzing noise robustness of wide fan-in dynamic logic gates under process variations
Frustaci, Fabio
Lanuzza, Marco
Perri, Stefania
Corsonello, Pasquale
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (05) : 452 - 467
[29] Noise Tolerant Techniques in Dynamic CMOS Logic Style: A Review Paper
Manzoor, Misbah
Verma, Shekhar
Manzoor, Mahwash
2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 876 - 880
[30] A new noise-tolerant dynamic logic circuit design
Frustaci, Fabio
Corsonello, Pasquale
Cocorullo, Giuseppe
2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 233 - 236

← 1 2 3 4 5 →