A tool for unbiased comparison between logarithmic and floating-point arithmetic

被引:16
|
作者
Detrey, Jeremie [1 ]
De Dinechin, Florent [1 ]
机构
[1] Ecole Normale Super Lyon, Lab Informat Parallelisme, F-69364 Lyon, France
来源
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2007年 / 49卷 / 01期
关键词
Number System; Adder Tree; VHDL Code; Field Programmable Logic; Logarithmic Number System;
D O I
10.1007/s11265-007-0048-7
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
For applications requiring a large dynamic, real numbers may be represented either in floating-point, or in the logarithm number system (LNS). Which system is best for a given application is difficult to know in advance, because the cost and performance of LNS operators depend on the target accuracy in a highly non linear way. Therefore, a comparison of the pros and cons of both number systems in terms of cost, performance and overall accuracy is only relevant on a per-application basis. To make such a comparison possible, two concurrent libraries of parameterized arithmetic operators, targeting recent field-programmable gate arrays, are presented. They are unbiased in the sense that they strive to reflect the state-of-the-art for both number systems. These libraries are freely available at http://www.ens-lyon.fr/LIP/Arenaire/.
引用
收藏
页码:161 / 175
页数:15
相关论文
共 50 条
  • [41] OPTIMAL CHOICE OF BASIS FOR A FLOATING-POINT ARITHMETIC
    KREIFELTS, T
    COMPUTING, 1973, 11 (04) : 353 - 363
  • [42] ALGORITHMS TO REVEAL PROPERTIES OF FLOATING-POINT ARITHMETIC
    MALCOLM, MA
    COMMUNICATIONS OF THE ACM, 1972, 15 (11) : 949 - &
  • [43] LOCAL ROUNDOFF ERRORS IN FLOATING-POINT ARITHMETIC
    KANEKO, T
    LIU, B
    JOURNAL OF THE ACM, 1973, 20 (03) : 391 - 398
  • [44] Comparison between Binary and Decimal Floating-Point Numbers
    Brisebarre, Nicolas
    Lauter, Christoph
    Mezzarobba, Marc
    Muller, Jean-Michel
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (07) : 2032 - 2044
  • [45] A HYBRID FLOATING-POINT LOGARITHMIC NUMBER SYSTEM PROCESSOR
    TAYLOR, FJ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (01): : 92 - 95
  • [46] Logarithmic number system and floating-point arithmetics on FPGA
    Matousek, R
    Tichy, M
    Pohl, Z
    Kadlec, J
    Softley, C
    Coleman, N
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 627 - 636
  • [48] Tackling Gaps in Floating-Point Arithmetic: Unum Arithmetic Implementation on FPGA
    Hou, Junjie
    Zhu, Yongxin
    Shen, Yulan
    Li, Mengjun
    Wu, Han
    Song, Han
    2017 19TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS (HPCC) / 2017 15TH IEEE INTERNATIONAL CONFERENCE ON SMART CITY (SMARTCITY) / 2017 3RD IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (DSS), 2017, : 615 - 616
  • [49] A compact DSP core with static floating-point arithmetic
    Lin, TJ
    Lin, HY
    Chao, CM
    Liu, CW
    Jen, CW
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 42 (02): : 127 - 138
  • [50] Exploring Approximations for Floating-Point Arithmetic Using UppSAT
    Zeljic, Aleksandar
    Backeman, Peter
    Wintersteiger, Christoph M.
    Rummer, Philipp
    AUTOMATED REASONING, IJCAR 2018, 2018, 10900 : 246 - 262