A tool for unbiased comparison between logarithmic and floating-point arithmetic

被引:16
|
作者
Detrey, Jeremie [1 ]
De Dinechin, Florent [1 ]
机构
[1] Ecole Normale Super Lyon, Lab Informat Parallelisme, F-69364 Lyon, France
来源
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2007年 / 49卷 / 01期
关键词
Number System; Adder Tree; VHDL Code; Field Programmable Logic; Logarithmic Number System;
D O I
10.1007/s11265-007-0048-7
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
For applications requiring a large dynamic, real numbers may be represented either in floating-point, or in the logarithm number system (LNS). Which system is best for a given application is difficult to know in advance, because the cost and performance of LNS operators depend on the target accuracy in a highly non linear way. Therefore, a comparison of the pros and cons of both number systems in terms of cost, performance and overall accuracy is only relevant on a per-application basis. To make such a comparison possible, two concurrent libraries of parameterized arithmetic operators, targeting recent field-programmable gate arrays, are presented. They are unbiased in the sense that they strive to reflect the state-of-the-art for both number systems. These libraries are freely available at http://www.ens-lyon.fr/LIP/Arenaire/.
引用
收藏
页码:161 / 175
页数:15
相关论文
共 50 条
  • [31] DSP TACKLES FLOATING-POINT ARITHMETIC.
    Ferro, Frank
    Electronic Systems Technology and Design/Computer Design's, 1986, 25 (15): : 53 - 56
  • [32] ANALYSIS OF ROUNDING METHODS IN FLOATING-POINT ARITHMETIC
    KUCK, DJ
    PARKER, DS
    SAMEH, AH
    IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (07) : 643 - 650
  • [33] Computing integer powers in floating-point arithmetic
    Kornerup, Peter
    Lefevre, Vincent
    Muller, Jean-Michel
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 343 - +
  • [34] SIMULATING LOW PRECISION FLOATING-POINT ARITHMETIC
    Higham, Nicholas J.
    Pranesh, Srikara
    SIAM JOURNAL ON SCIENTIFIC COMPUTING, 2019, 41 (05): : C585 - C602
  • [35] Double precision floating-point arithmetic on FPGAs
    Paschalakis, S
    Lee, P
    2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 352 - 358
  • [36] Accurate Complex Multiplication in Floating-Point Arithmetic
    Lefevre, Vincent
    Muller, Jean-Michel
    2019 IEEE 26TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2019, : 23 - 29
  • [37] Secure multiparty computations in floating-point arithmetic
    Guo, Chuan
    Hannun, Awni
    Knott, Brian
    van der Maaten, Laurens
    Tygert, Mark
    Zhu, Ruiyu
    INFORMATION AND INFERENCE-A JOURNAL OF THE IMA, 2022, 11 (01) : 103 - 135
  • [39] Algorithms for Manipulating Quaternions in Floating-Point Arithmetic
    Joldes, Mioara
    Muller, Jean-Michel
    2020 IEEE 27TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2020, : 48 - 55
  • [40] An Asynchronous IEEE Floating-Point Arithmetic Unit
    Noche, Joel R.
    Araneta, Jose C.
    SCIENCE DILIMAN, 2007, 19 (02) : 12 - 22