HDL Based Implementation of NxN Bit-Serial Multiplier

被引：0

作者：

Akhter, Shamim ^{[1
]}

Chaturvedi, Saurabh ^{[1
]}

机构：

[1] Jaypee Inst Informat Technol, Dept Elect & Commun Engn, Noida, India

来源：

2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN) | 2014年

关键词：

Binary multiplication; Serial bit multiplier; Parallel multiplier; Partial product; HDL; FPGA;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The paper proposes a systematic design methodology for bit-serial multiplication. The proposed approach is a modified method for performing traditional multiplication. This paper presents a general technique for NxN bit-serial multiplication used in signal processing. HDL implementation and simulation of 4x4 bit-serial multiplier is discussed. Synthesis is performed using Xilinx ISE with Virtex-4 ML402 FPGA board.

引用

页码：470 / 474

页数：5

共 50 条

[21] Bit-Serial Cache: Exploiting Input Bit Vector Repetition to Accelerate Bit-Serial Inference
Lo, Yun-Chen
Liu, Ren-Shuo
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
[22] Low Complexity LFSR Based Bit-Serial Montgomery Multiplier in GF(2m)
Wu, Huapeng
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1962 - 1965
[23] Bit-serial AB2 multiplier using Modified Inner Product
Jeon, JC
Kim, HS
Lee, HM
Yoo, KY
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2002, 18 (04) : 507 - 518
[24] A NEW BIT-SERIAL SYSTOLIC MULTIPLIER OVER GF(2M)
ZHOU, BB
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (06) : 749 - 751
[25] A bit-serial implementation of the International Data Encryption Algorithm IDEA
Leong, MP
Cheung, OYH
Tsoi, KH
Leong, PHW
2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 122 - 131
[26] Improved throughput bit-serial multiplier for GF(2m) fields
Selimis, George N.
Fournaris, Apostolos P.
Michail, Harris E.
Koufoplavlou, Odysseas
INTEGRATION-THE VLSI JOURNAL, 2009, 42 (02) : 217 - 226
[27] A new bit-serial multiplier over GF(pm) using irreducible trinomials
Chang, Nam Su
Kim, Tae Hyun
Kim, Chang Han
Han, Dong-Guk
Lim, Jongin
COMPUTERS & MATHEMATICS WITH APPLICATIONS, 2010, 60 (02) : 355 - 361
[28] Six shades lighter: a bit-serial implementation of the AES family
Roldan Lombardia, Sergio
Balli, Fatih
Banik, Subhadeep
JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2021, 11 (04) : 417 - 439
[29] A bit-serial implementation of mode decision algorithm for AVC encoders
Garstecki, Pawel
Luczak, Adam
Stepniewska, Marta
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3842 - +
[30] Design and implementation of bit-serial FIR filter using FPGA
Dawoud, DS
Zibani, I
CCCT 2003, VOL 5, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: II, 2003, : 175 - 180

← 1 2 3 4 5 →