共 50 条
- [3] CAD flows for chip-package Codesign ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 11 - 14
- [4] Chip-Package Codesign with Redistribution Layer ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2009, : 231 - 234
- [8] Optimal chip-package codesign for high-performance DSP IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (02): : 288 - 297