A statistical model for path delay faults in VLSI circuits

被引：1
|
作者：
Hamad, M [1 ]
Landis, D [1 ]
机构：
[1] UNIV S FLORIDA,COLL ENGN,TAMPA,FL 33620
来源：
PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY | 1996年
关键词：
D O I：
10.1109/SECON.1996.510096
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：388 / 392
页数：3
相关论文
共 50 条
  • [31] Diagnosis of path delay faults
    Sivaraman, M
    Strojwas, AJ
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 769 - 772
  • [32] Improving diagnostic resolution of delay faults using path delay fault model
    Majhi, AK
    Gronthoud, G
    Hora, C
    Lousberg, M
    Valer, P
    Eichenberger, S
    21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 345 - 350
  • [33] Path Selection for Transition Path Delay Faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 401 - 409
  • [34] Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (02) : 333 - 337
  • [35] Test generation for crosstalk-induced delay faults in VLSI circuits using modified FAN algorithm
    Jayanthy, S. (sjayanthyabi@gmail.com), 2012, Hindawi Limited (2012)
  • [36] Diagnosis of Parametric Faults in Linear Analog VLSI Circuits
    Thakur, Sandeep
    Satyanarayana, K. V. V.
    Reddy, K. Chinna Malla
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [37] Diagnosis of Parametric Faults in Linear Analog VLSI Circuits
    Thakur, Sandeep
    Satyanarayana, K. V. V.
    Reddy, K. Chinna Malla
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [38] Delay analysis of UDSM CMOS VLSI circuits
    Samanta, Jagannath
    De, Bishnu Prasad
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 135 - 143
  • [39] COMPILING PATH EXPRESSIONS INTO VLSI CIRCUITS.
    Anantharaman, T.S.
    Clarke, E.M.
    Foster, M.J.
    Mishra, B.
    1987, : 305 - 355
  • [40] An efficient multi-objective genetic algorithm for low power testing of crosstalk delay faults in VLSI circuits
    Jayanthy, S.
    Bhuvaneswari, M.C.
    Advances in Modelling and Analysis B, 2011, 54 (1-2): : 28 - 48
12345