Multi-stage pulse shrinking time-to-digital converter for time interval measurements

被引：0

作者：

Liu, Yue ^{[1
]}

Vollenbruch, Ulrich ^{[2
]}

Chen, Yangjian ^{[2
]}

Wicpalek, Christian ^{[3
]}

Maurer, Linus ^{[4
]}

Boos, Zdravko ^{[5
]}

Weigel, Robert ^{[6
]}

机构：

[1] Univ Linz, Res Inst Integrated Circuits, Linz, Austria

[2] Linz Ctr Mechatron GmbH, Linz, Austria

[3] Univ Linz, Inst Commun & Informat Engn, Linz, Austria

[4] DICE GmbH & Co KG, Linz, Austria

[5] Infineon Technol AG, Neubiberg, Germany

[6] Univ Erlangen Nurnberg, Inst Elect Engn, Erlangen, Germany

来源：

2007 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a new structure of Pulse Shrinking Time-to-Digital Converter (TDC) with 20ps resolution which is implemented in Infineon 0.13 mu m CMOS technology. The new interpolating multi-stage TDC with feedback loop and high speed counter accelerates the digitization of the input time interval and is appropriate as Phase Detector for Phase Locked Loop application. The interpolated multi-stage structure efficiently saves the chip area and power consumption. Its Full-Scale-Range (FSR) is about 5000 ps and its differential linearity errors are less than 0.52 LSB.

引用

页码：147 / +

页数：2

共 50 条

[31] Time-to-digital converter of very high pulse stretching ratio for digital storage oscilloscopes
School of Electrical Engineering, Seoul National University, San 56-1, Shilim Dong, Kwanak Gu, Seoul 151-742, Korea, Republic of
Rev. Sci. Instrum., 2 (1568-1574):
[32] A 8bit two stage time-to-digital converter using time difference amplifier
Mandai, Shingo
Nakura, Toru
Ikeda, Makoto
Asada, Kunihiro
IEICE ELECTRONICS EXPRESS, 2010, 7 (13): : 943 - 948
[33] A Reconfigurable Time-to-Digital Converter based on Pulse Stretcher and Gated Delay Line
Mishra, Biswajit
Kumar, Bitu
PROCEEDINGS OF THE 2019 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2019), 2019, : 1 - 5
[34] A new delay line loops shrinking time-to-digital converter in low-cost FPGA
Zhang, Jie
Zhou, Dongming
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2015, 771 : 10 - 16
[35] A Three-Step Multi-Resolution Time-to-Digital Converter
Zhuang, Yan
Yan, Jiang
Zhang, Jing
Wang, Yu
Qiao, Fei
Zhang, Jiangwei
Wei, Qi
Zhu, Qingpeng
Sun, Wenxiu
Shi, Ge
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[36] A Multi-Channel FPGA-Based Time-to-Digital Converter
Hsu, Ling-Yun
Huang, Jiun-Lang
PROCEEDINGS OF THE 2016 IEEE 21ST INTERNATIONAL MIXED-SIGNALS TEST WORKSHOP (IMSTW), 2016,
[37] A time-to-digital converter based on time-space relationship
Li, Lin
Zhou, Wei
Wang, Fengwei
Ou, Xiaojuan
Ding, Ning
Zou, Chengzbi
Yu, Ming
PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM-JOINTLY WITH THE 21ST EUROPEAN FREQUENCY AND TIME FORUM, VOLS 1-4, 2007, : 815 - 819
[38] Designing time-to-digital converter for asynchronous ADCs
Koscielnik, Dariusz
Miskowicz, Marek
PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 275 - +
[39] Measuring Metastability Using a Time-to-Digital Converter
Polzer, Thomas
Huemer, Florian
Steininger, Andreas
2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS), 2017, : 116 - 121
[40] Design of Time-to-Digital converter output interface
Miskowicz, Marek
2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 150 - 153

← 1 2 3 4 5 →