Multi-stage pulse shrinking time-to-digital converter for time interval measurements

被引：0

作者：

Liu, Yue ^{[1
]}

Vollenbruch, Ulrich ^{[2
]}

Chen, Yangjian ^{[2
]}

Wicpalek, Christian ^{[3
]}

Maurer, Linus ^{[4
]}

Boos, Zdravko ^{[5
]}

Weigel, Robert ^{[6
]}

机构：

[1] Univ Linz, Res Inst Integrated Circuits, Linz, Austria

[2] Linz Ctr Mechatron GmbH, Linz, Austria

[3] Univ Linz, Inst Commun & Informat Engn, Linz, Austria

[4] DICE GmbH & Co KG, Linz, Austria

[5] Infineon Technol AG, Neubiberg, Germany

[6] Univ Erlangen Nurnberg, Inst Elect Engn, Erlangen, Germany

来源：

2007 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a new structure of Pulse Shrinking Time-to-Digital Converter (TDC) with 20ps resolution which is implemented in Infineon 0.13 mu m CMOS technology. The new interpolating multi-stage TDC with feedback loop and high speed counter accelerates the digitization of the input time interval and is appropriate as Phase Detector for Phase Locked Loop application. The interpolated multi-stage structure efficiently saves the chip area and power consumption. Its Full-Scale-Range (FSR) is about 5000 ps and its differential linearity errors are less than 0.52 LSB.

引用

页码：147 / +

页数：2

共 50 条

[21] CMOS time-to-digital converter based on a pulse-mixing scheme
Chen, Chun-Chi
Hwang, Chorng-Sii
Liu, Keng-Chih
Chen, Guan-Hong
REVIEW OF SCIENTIFIC INSTRUMENTS, 2014, 85 (11):
[22] A Digital PLL With a Stochastic Time-to-Digital Converter
Kratyuk, Volodymyr
Hanumolu, Pavan Kumar
Ok, Kerem
Moon, Un-Ku
Mayaram, Kartikeya
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (08) : 1612 - 1621
[23] An interpolating time-to-digital converter on an FPGA
Chulkov, V. A.
Medvedev, A. V.
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2009, 52 (06) : 788 - 792
[24] Compact algorithmic time-to-digital converter
Li, Shuo
Salthouse, Christopher D.
ELECTRONICS LETTERS, 2015, 51 (03) : 213 - U36
[25] CMOS time-to-digital converter without delay time
Choi, JH
IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (05) : 1216 - 1218
[26] A REVIEW OF CMOS TIME-TO-DIGITAL CONVERTER
Wang, Zixuan
Huang, Cheng
Wu, Jianhui
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (07)
[27] A Pipeline Time-to-Digital Converter with a Programmable Time Amplifier
Wang, Zixuan
Xu, Hao
Ding, Hao
Xia, Xiaojuan
Ji, Xincun
Hu, Shanwen
Guo, Yufeng
Wang, Rong
He, Haihang
2018 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS & INDUSTRIAL ELECTRONICS (ISCAIE 2018), 2018, : 372 - 375
[28] A Time-to-Digital Converter with Small Circuitry
Shimizu, Kazuya
Kaneta, Masato
Lin, HaiJun
Kobayashi, Haruo
Takai, Nobukazu
Hotta, Masao
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 109 - +
[29] An interpolating time-to-digital converter on an FPGA
V. A. Chulkov
A. V. Medvedev
Instruments and Experimental Techniques, 2009, 52 : 788 - 792
[30] Time-to-digital converter of very high pulse stretching ratio for digital storage oscilloscopes
Park, K
Park, J
REVIEW OF SCIENTIFIC INSTRUMENTS, 1999, 70 (02): : 1568 - 1574

← 1 2 3 4 5 →