Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits

被引：8

作者：

Chiang, Kuan-Ying ^{[1
]}

Ho, Yu-Hao ^{[1
]}

Chen, Yo-Wei ^{[1
]}

Pan, Cheng-Sheng ^{[2
]}

Li, James Chien-Mo ^{[1
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Lab Dependable Syst LaDS, Taipei, Taiwan

[2] Taiwan Semicond Mfg Co, Hsinchu, Taiwan

来源：

2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS) | 2015年

关键词：

FinFET; ATPG; SDD;

D O I：

10.1109/ATS.2015.38

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A FAST fault model is proposed for small delay faults induced by cross-gate defects in FinFET. FAST ATPG, fault simulation, and test selection are presented to generate and select test patterns to detect FAST faults. Experiments on large benchmark circuits show that our pattern sets have approximately 29% and 4% better FAST coverage and FAST SDQL respectively than those of commercial tool timing-unaware 1-detect pattern sets.

引用

页码：181 / 186

页数：6

共 50 条

[31] A discussion on test pattern generation for FPGA - Implemented circuits
Renovell, M
Portal, JM
Faure, P
Figueras, J
Zorian, Y
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 283 - 290
[32] A Discussion on Test Pattern Generation for FPGA—Implemented Circuits
M. Renovell
J.M. Portal
P. Faure
J. Figueras
Y. Zorian
Journal of Electronic Testing, 2001, 17 : 283 - 290
[33] Automatic test pattern generation for industrial circuits with restrictors
Konijnenburg, MH
vanderLinden, JT
vandeGoor, AJ
MICROELECTRONICS JOURNAL, 1995, 26 (07) : 635 - 645
[34] TEST PATTERN GENERATION FOR BENCHMARK CIRCUITS using LFSR
VinodChandra, Chengani
Ramasamy, S.
2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
[35] Automated test pattern generation for analog integrated circuits
Verhaegen, W
VanderPlas, G
Gielen, G
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 296 - 301
[36] Test Pattern Generation Effort Evaluation of Reversible Circuits
Kole, Abhoy
Wille, Robert
Datta, Kamalika
Sengupta, Indranil
REVERSIBLE COMPUTATION, RC 2017, 2017, 10301 : 162 - 175
[37] Deterministic test pattern generation techniques for sequential circuits
Hamzaoglu, I
Patel, JH
ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 538 - 543
[38] GateMaker: A transistor to gate level model extractor for simulation, automatic test pattern generation and verification
Kundu, S
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 372 - 381
[39] On test pattern compaction using random pattern fault simulation
Kajihara, S
Saluja, K
ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 464 - 469
[40] DISTRIBUTED FAULT SIMULATION FOR SEQUENTIAL-CIRCUITS BY PATTERN PARTITIONING
WU, WC
LEE, CL
CHEN, JE
LIN, WY
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 287 - 292

← 1 2 3 4 5 →