Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits

被引：8

作者：

Chiang, Kuan-Ying ^{[1
]}

Ho, Yu-Hao ^{[1
]}

Chen, Yo-Wei ^{[1
]}

Pan, Cheng-Sheng ^{[2
]}

Li, James Chien-Mo ^{[1
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Lab Dependable Syst LaDS, Taipei, Taiwan

[2] Taiwan Semicond Mfg Co, Hsinchu, Taiwan

来源：

2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS) | 2015年

关键词：

FinFET; ATPG; SDD;

D O I：

10.1109/ATS.2015.38

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A FAST fault model is proposed for small delay faults induced by cross-gate defects in FinFET. FAST ATPG, fault simulation, and test selection are presented to generate and select test patterns to detect FAST faults. Experiments on large benchmark circuits show that our pattern sets have approximately 29% and 4% better FAST coverage and FAST SDQL respectively than those of commercial tool timing-unaware 1-detect pattern sets.

引用

页码：181 / 186

页数：6

共 50 条

[21] FUNCTIONAL FAULT SIMULATION AS A GUIDE FOR BIASED-RANDOM TEST PATTERN GENERATION
SILBERMAN, GM
SPILLINGER, I
IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (01) : 66 - 79
[22] Diagnostic test pattern generation for sequential circuits
Hartanto, I
Boppana, V
Patel, JH
Fuchs, WK
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 196 - 202
[23] Automatic Test Pattern Generation for Multiple Missing Gate Faults in Reversible Circuits Work in Progress Report
Surhonne, Anmol Prakash
Chattopadhyay, Anupam
Wille, Robert
REVERSIBLE COMPUTATION, RC 2017, 2017, 10301 : 176 - 182
[24] EB tester fault localization algorithm for combinational circuits by utilizing fault simulation and test pattern sequence for EB tester
Nakamae, Koji, 2000, Scripta Technica Inc, New York, NY, United States (31)
[25] Fault Models and Test Generation for OpAmp Circuits—The FFM
José Vicente Calvano
Antônio Carneiro de Mesquita Filho
Vladimir Castro Alves
Marcelo Soares Lubaszewski
Journal of Electronic Testing, 2001, 17 : 121 - 138
[26] Fault models and test generation for OpAmp circuits - The FFM
Calvano, JV
de Mesquita, AC
Alves, VC
Lubaszewski, MS
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (02): : 121 - 138
[27] TEST-GENERATION FOR SEQUENTIAL-CIRCUITS USING PARALLEL FAULT SIMULATION WITH RANDOM INPUTS
TAKAMATSU, Y
HIGASHI, I
KODAMA, T
SYSTEMS AND COMPUTERS IN JAPAN, 1995, 26 (10) : 24 - 34
[28] Two modeling techniques for CMOS circuits to enhance test generation and fault simulation for bridging faults
Lee, KJ
Tang, JJ
PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 165 - 170
[29] On the determination of threshold voltages for CMOS gates to facilitate test pattern generation and fault simulation
Lee, KJ
Tang, JJ
Duh, WY
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 113 - 118
[30] Test Pattern Generation for the Combinational Representation of Asynchronous Circuits
Dobai, Roland
Gramatova, Elena
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 323 - 328

← 1 2 3 4 5 →