Double Enhance Dielectric Layer Electric Field High Voltage SOI LDMOS

被引：0
|
作者：
Yang, X. M. [1 ]
Zhang, B. [1 ]
Luo, X. R. [1 ]
机构：
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
来源：
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2011年
关键词：
Back-gate; breakdown voltage; double enhance dielectric layer electric field; p-type layer; shield-trench; silicon-on-insulator LDMOS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A Double Enhance Dielectric Layer Electric Field (Double ENDIF) silicon-on-insulator (SOI) LDMOS is proposed for high breakdown voltage (BV). The electric field in the buried oxide at the source and drain sides is enhance by charges in shield-trench at positive back-gate bias, resulting to improve the BV. The electric characteristic of the new structure is research by 2D MECICI. Simulation result shows that BV of the new structure reaches 1025 V at 4 mu m and 1 mu m thickness of the silicon and buried oxide layers respectively.
引用
收藏
页数：2
相关论文
共 50 条
  • [31] The research on breakdown voltage of high voltage SOI LDMOS devices with shielding trench
    Liu, QY
    Li, ZJ
    Zhang, B
    Fang, J
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 159 - 161
  • [32] Numerical Investigation of High-Voltage Partial Buried P/N-Layer SOI LDMOS
    Hu, Yue
    Gong, Yanfei
    Liu, Huazhen
    Xu, Qianqian
    Zhao, Wen-Sheng
    Wang, Jing
    Wang, Ying
    Wang, Gaofeng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (09) : 3725 - 3733
  • [33] A novel structure of high voltage SOI device with Composite Dielectric buried layer
    Fan, Jie
    Luo, Xiaorong
    Zhang, Bo
    Li, Zhaoji
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [34] An analytical model for the vertical electric field distribution and optimization of high voltage REBULF LDMOS
    胡夏融
    吕瑞
    Chinese Physics B, 2014, 23 (12) : 548 - 553
  • [35] Research for radiation-hardened high-voltage SOI LDMOS
    Li, Yanfei
    Zhu, Shaoli
    Wu, Jianwei
    Hong, Genshen
    Xu, Zheng
    JOURNAL OF SEMICONDUCTORS, 2019, 40 (05)
  • [36] High voltage LDMOS transistors in sub-micron SOI films
    Paul, AK
    Leung, YK
    Plummer, JD
    Wong, SS
    Kuehne, SC
    Huang, VSK
    Nguyen, CT
    ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 89 - 92
  • [37] Research for radiation-hardened high-voltage SOI LDMOS
    Yanfei Li
    Shaoli Zhu
    Jianwei Wu
    Genshen Hong
    Zheng Xu
    Journal of Semiconductors, 2019, (05) : 41 - 45
  • [38] Research for radiation-hardened high-voltage SOI LDMOS
    Yanfei Li
    Shaoli Zhu
    Jianwei Wu
    Genshen Hong
    Zheng Xu
    Journal of Semiconductors, 2019, 40 (05) : 41 - 45
  • [39] Duration of the high breakdown voltage phase in deep depletion SOI LDMOS
    Napoli, Ettore
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) : 753 - 755
  • [40] High voltage SOI SJ-LDMOS with dynamic back-gate voltage
    Wang, W. L.
    Zhang, B.
    Chen, W. J.
    Li, Z. J.
    ELECTRONICS LETTERS, 2009, 45 (04) : 233 - 234
12345