A low-power DSP core architecture for low bitrate speech CODEC

被引：0
|
作者：
Okuhata, H [1 ]
Miki, MH [1 ]
Onoye, T [1 ]
Shirakawa, I [1 ]
机构：
[1] Osaka Univ, Dept Informat Syst Engn, Suita, Osaka 565, Japan
来源：
PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6 | 1998年
关键词：
D O I：
暂无
中图分类号：
O42 [声学];
学科分类号：
070206 ; 082403 ;
摘要：
A VLSI implementation of a low-power DSP is described, which is dedicated to the G.723.1 low bitrate speech codec. A number of sophisticated DSP microarchitectures are devised mainly on dual multiply accumulators, rounding and saturation mechanisms, anti two-banked on-chip memory. The proposed DSP architecture has been integrated in the total area of 7.75 mm(2) by using a 0.35 mu m CMOS technology, which can operate at 10MHz with the dissipation of 45mW from a single 3V supply.
引用
收藏
页码：3121 / 3124
页数：4
相关论文
共 50 条
  • [21] An Energy Metering and Measurement SoC With a Novel Low-Power DSP Architecture
    Wu, Boqiang
    Tan, Nianxiong
    IEEE INTERNET OF THINGS JOURNAL, 2019, 6 (02) : 3298 - 3308
  • [22] Robust motion estimation on a low-power multi-core DSP
    Igual, Francisco D.
    Botella, Guillermo
    Garcia, Carlos
    Prieto, Manuel
    Tirado, Francisco
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2013,
  • [23] Robust motion estimation on a low-power multi-core DSP
    Francisco D. Igual
    Guillermo Botella
    Carlos García
    Manuel Prieto
    Francisco Tirado
    EURASIP Journal on Advances in Signal Processing, 2013
  • [24] Embedded power supply for low-power DSP
    Gutnik, V
    Chandrakasan, AP
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) : 425 - 435
  • [25] A Low-Power DSP for Wireless Communications
    Lee, Hyunseok
    Chakrabarti, Chaitali
    Mudge, Trevor
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) : 1310 - 1322
  • [26] Choosing a DSP for low-power designs
    Electronic Products (Garden City, New York), 1999, 41 (11): : 59 - 60
  • [27] Low-power implementation of H.263 codec core dedicated to mobile computing
    Miki, MH
    Fujita, G
    Onoye, T
    Shirakawa, I
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2000, 83 (11): : 74 - 84
  • [28] ARCHITECTURE FOR VARIABLE BITRATE NEURAL SPEECH CODEC WITH CONFIGURABLE COMPUTATION COMPLEXITY
    Jayashankar, Tejas
    Koehler, Thilo
    Kalgaonkar, Kaustubh
    Xiu, Zhiping
    Wu, Jilong
    Lin, Ju
    Agrawal, Prabhav
    He, Qing
    2022 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2022, : 861 - 865
  • [29] A low-power LFSR architecture
    Huang, TC
    Lee, KJ
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 470 - 470
  • [30] A low power CELP decoder VLSI architecture with reduced memory requirement for low bit rate speech codec
    Suen, AN
    Wang, JF
    Lin, JL
    INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 214 - 215
12345