Multipeak negative-differential-resistance device by combining single-electron and metal-oxide-semiconductor transistors

被引：45
|
作者：
Inokawa, H [1 ]
Fujiwara, A [1 ]
Takahashi, Y [1 ]
机构：
[1] Nippon Telegraph & Tel Corp, Basic Res Labs, Atsugi, Kanagawa 2430198, Japan
来源：
APPLIED PHYSICS LETTERS | 2001年 / 79卷 / 22期
关键词：
D O I：
10.1063/1.1421085
中图分类号：
O59 [应用物理学];
学科分类号：
摘要：
A multipeak negative-differential-resistance device is proposed. The device comprises a single-electron transistor (SET) and a metal-oxide-semiconductor field-effect transistor (MOSFET), and can, in principle, generate an infinite number of current peaks. Operation of the proposed device is verified at 27 K with a SET fabricated by the pattern-dependent oxidation process and a MOSFET on the same silicon-on-insulator wafer. Six current peaks and a peak-to-valley current ratio of 2.1 are obtained, and multiple-valued memory operation is successfully demonstrated. (C) 2001 American Institute of Physics.
引用
收藏
页码：3618 / 3620
页数：3
相关论文
共 50 条
  • [21] Statistical analysis of spurious dot formation in silicon metal-oxide-semiconductor single electron transistors
    Chen, Kuan-Chu
    Godfrin, Clement
    Simion, George
    Fattal, Imri
    Jussot, Julien
    Kubicek, Stefan
    Beyne, Sofie
    Raes, Bart
    Loenders, Arne
    Kao, Kuo-Hsing
    Wan, Danny
    De Greve, Kristiaan
    Physical Review B, 2025, 111 (12)
  • [22] EVALUATION OF THE COULOMB ENERGY FOR SINGLE-ELECTRON INTERFACE TRAPPING IN SUB-MU-M METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
    MUELLER, HH
    WORLE, D
    SCHULZ, M
    JOURNAL OF APPLIED PHYSICS, 1994, 75 (06) : 2970 - 2979
  • [23] Silicon nanowire n-type metal-oxide-semiconductor field-effect transistors and single-electron transistors at room temperature under uniaxial tensile strain
    Jeong, YeonJoo
    Miyaji, Kousuke
    Saraya, Takuya
    Hiramoto, Toshiro
    JOURNAL OF APPLIED PHYSICS, 2009, 105 (08)
  • [24] Negative differential transconductance in silicon quantum well metal-oxide-semiconductor field effect/bipolar hybrid transistors
    Naquin, Clint
    Lee, Mark
    Edwards, Hal
    Mathur, Guru
    Chatterjee, Tathagata
    Maggio, Ken
    APPLIED PHYSICS LETTERS, 2014, 105 (21)
  • [25] NEGATIVE-RESISTANCE PHENOMENA IN METAL-OXIDE-SEMICONDUCTOR (MOS) DIODES
    HAYASHI, T
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1965, 48 (05): : 72 - &
  • [26] Electron scattering in Ge metal-oxide-semiconductor field-effect transistors
    Lan, H. -S.
    Chen, Y. -T.
    Hsu, William
    Chang, H. -C.
    Lin, J. -Y.
    Chang, W. -C.
    Liu, C. W.
    APPLIED PHYSICS LETTERS, 2011, 99 (11)
  • [27] Single-electron effects in non-overlapped multiple-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors
    Lee, W.
    Su, P.
    NANOTECHNOLOGY, 2009, 20 (06)
  • [28] Analytical modeling of realistic single-electron transistors based on metal-oxide-semiconductor structure with a unique distribution function in the Coulomb-Blockade oscillation region
    Kim, KR
    Song, KW
    Kim, DH
    Baek, G
    Kim, HH
    Huh, JI
    Lee, JD
    Park, BG
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (4B): : 2031 - 2035
  • [29] A merged single-electron transistor and metal-oxide-semiconductor transistor logic for interface and multiple-valued functions
    Inokawa, H
    Fujiwara, A
    Takahashi, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (4B): : 2566 - 2568
  • [30] Coulomb blockade memory using integrated single-electron transistor/metal-oxide-semiconductor transistor gain cells
    Durrani, ZAK
    Irvine, AC
    Ahmed, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (12) : 2334 - 2339
12345