The restriction on delta-I noise along the power/ground layer in the highspeed digital printed circuit board

被引：0

作者：

Ren, KN ^{[1
]}

Wu, CY ^{[1
]}

Zhang, LC ^{[1
]}

机构：

[1] Jiao Tong Univ, Dept Telecom & Control Engn, EMC Res Sect, Beijing 100044, Peoples R China

来源：

1998 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY - SYMPOSIUM RECORD, VOLS 1 AND 2 | 1998年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In the highspeed digital printed circuit board (PCB), there exists a layer capacitance (generally from 0.02nF to 200nF) between the closely spaced power and ground layers, which has some restriction on delta-I noise. According to MPIE (Mixed Potential Integral Equation), a model is developed to analyze and characterize quantitatively the restriction on delta-I noise by the power/ground structure in PCB in high frequencies (from 100MHz to 3GHz). In comparison with the measured data from a testboard, the method produces relatively precise results. The restriction on delta I noise is complicated by the high frequency. And several strategies are provided to reduce the noise.

引用

页码：511 / 516

页数：6

共 32 条

[21] Power Noise Suppression in Multilayer Printed Circuit Boards Using Electromagnetic Bandgap in Both Power and Ground Planes
Zhang, Mu-Shui
Mao, Jun-Fa
Tan, Hong-Zhou
2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
[22] Power-bus Noise Reduction Using Ferrite-covered Open Stub in Printed Circuit Board
Toyota, Yoshitaka
2014 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2014, : 79 - 82
[23] Embedded passives on multi-layer printed circuit board for 5GHz WLAN power amplifier
Wei, Chang-Lin
Liu, Hung-Yen
Chen, Chang-Sheng
Tsai, Cheng-Hua
Shyu, Chin-Sun
Lay, Sinn-Juh
Lee, Min-Lin
2007 IEEE INTERNATIONAL CONFERENCE ON PORTABLE INFORMATION DEVICES, 2007, : 290 - +
[24] Analysis of the Vertical Electromagnetic Bandgap Structures in the Power Distribution Network for the Multi-layer Printed Circuit Board
Yoo, Jeongsik
Park, Jongbae
Park, Hyunjeong
Kim, Junchul
Shim, Yujeong
Song, Taigon
Kim, Joungho
EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1381 - +
[25] A photonic crystal power/ground layer for eliminating simultaneously switching noise in high-speed circuit
Wu, Tzong-Lin
Chen, Sin-Ting
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (08) : 3398 - 3406
[26] Effect of ground layer patterns with slits in suppressing cross-talks between two parallel signal traces on printed circuit board
Maeno, Tsuyoshi
Ueyama, Hiroya
Sakurai, Yukihiko
Unou, Takanori
Fujiwara, Osamu
2008 ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND 19TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2008, : 506 - +
[27] Slots on Ground Fillings of Multi-layer Printed Circuit Board for Suppressing Indirect Crosstalk between Digital Clock Line and RF Signal Line in Mixed Mode Mobile Systems
Pak, Jun So
Kim, Gawon
Hong, Frank
Kim, Austin
Kim, Joungho
2008 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, 2008, : 195 - +
[28] Electromagnetic modeling and signal integrity simulation of power/ground networks in high speed digital packages and printed circuit boards
Yuan, FY
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 421 - 426
[29] Methodology to simulate delta-I noise interaction with interconnect noise for wide, on-chip data-buses using lossy transmission-line power-blocks
Deutsch, A
Smith, HH
Rubin, BJ
Krauter, BL
Kopcsay, GV
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 295 - 298
[30] New methodology for combined simulation of delta-I noise interaction with interconnect noise for wide, on-chip data-buses using lossy transmission-line power-blocks
Deutsch, A
Smith, HH
Rubin, BJ
Krauter, BL
Kopcsay, GV
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (01): : 11 - 20

← 1 2 3 4 →