A Comparison of Fault-Tolerant Memories in SRAM-Based FPGAs

被引：0
|
作者：
Rollins, Nathaniel [1 ]
Fuller, Megan [1 ]
Wirthlin, Michael J. [1 ]
机构：
[1] Brigham Young Univ, NSF Ctr High Performance Reconfigurable Comp CHRE, Dept Elect & Comp Engn, Provo, UT 84602 USA
来源：
2010 IEEE AEROSPACE CONFERENCE PROCEEDINGS | 2010年
基金：
美国国家科学基金会;
关键词：
SYSTEMS; RELIABILITY;
D O I：
暂无
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
This paper compares the effectiveness and cost of different fault-tolerant techniques for FPGA memories (BRAMs, LUTRAMs, and SRLs). TMR, parity with duplication, compliment duplicate (CD) with duplication, single-error correction/double-error detection (SEC/DED), and SEC/DED with duplication are the techniques used in this study to protect FPGA memories. Memory scrubbing is also added to each of these techniques. The effectiveness of each technique is measured by the number of sensitive bits in each design as well as the number of critical failures. A critical failure is defined as an upset whose effects can only be repaired through device reconfiguration. Cost is measured in terms of FPGA slices and BRAMs. This study finds that for BRAMs and LUTRAMs scrubbing with TMR provides the best protection. For SRLs scrubbing is unnecessary, and TMR provides the best protection. This study also provides a variety of reliability-area trade-off points with fault-tolerant techniques other than TMR.
引用
收藏
页数：12
相关论文
共 50 条
  • [21] Fault injection into SRAM-based FPGAs for the analysis of SEU effects
    Asadi, G
    Miremadi, SG
    Zarandi, HR
    Ejlali, A
    2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 428 - 430
  • [22] A Fast and Accurate Fault Injection Platform for SRAM-Based FPGAs
    Zhang, Rongsheng
    Xiao, Liyi
    Li, Jie
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 359 - 362
  • [23] Multiple fault testing of logic resources of SRAM-based FPGAs
    Goyal, S
    Choudhury, M
    Rao, SSSP
    Kumar, K
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 742 - 747
  • [24] A Reliable Fault Classifier for Dependable Systems on SRAM-based FPGAs
    Bolchini, Cristiana
    Sandionigi, Chiara
    Fossati, Luca
    Codinachs, David Merodio
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [25] HLS-based Fault Tolerance Approach for SRAM-based FPGAs
    Lojda, Jakub
    Podivinsky, Jakub
    Krcma, Martin
    Kotasek, Zdenek
    2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2016, : 301 - 302
  • [26] An analysis based on fault injection of hardening techniques for SRAM-based FPGAs
    Sterpone, L.
    Violante, M.
    Rezgui, S.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (04) : 2054 - 2059
  • [27] Defect and fault tolerance SRAM-based FPGAs by shifting the configuration data
    Doumar, A
    Ito, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (05): : 1104 - 1115
  • [28] A Fast Fault Injection Platform of Multiple SEUs for SRAM-Based FPGAs
    Zhang, Rongsheng
    Xiao, Liyi
    Li, Jie
    Cao, Xuebing
    Qi, Chunhua
    Wang, Mingjiang
    2017 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-HARBIN), 2017, : 213 - 217
  • [29] A fast fault injection platform of multiple SEUs for SRAM-based FPGAs
    Zhang, Rongsheng
    Xiao, Liyi
    Li, Jie
    Cao, Xuebing
    Qi, Chunhua
    Li, Jiaqiang
    Wang, Mingjiang
    MICROELECTRONICS RELIABILITY, 2018, 82 : 147 - 152
  • [30] An Automated Fault Injection for Evaluation of LUTs Robustness in SRAM-Based FPGAs
    Souari, Anis
    Thibeault, Claude
    Blaquiere, Yves
    Velazco, Raoul
    PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
12345