On fault-simulation through embedded memories on large industrial designs

被引：0

作者：

Yadavalli, S ^{[1
]}

Kundu, S ^{[1
]}

机构：

[1] Intel Corp, Test Technol, Santa Clara, CA 95051 USA

来源：

VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN | 2001年

关键词：

fault simulation; memory differential; ATPG; test; embedded memory array; microprocessor;

D O I：

10.1109/ICVD.2001.902649

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Modern microprocessor designs contain several embedded memory arrays that form register files, caches, TLBs, Re-order buffers, etc. These arrays are an integral portion of the design and may sometimes drive substantial data-path and control logic blocks in a microprocessor. Fault-simulation and ATPG for state-of-the-art commercial microprocessor designs is complex and requires suitable engineering to make them successful. In this paper we discuss a framework for Fault-simulation of large microprocessor designs containing hundreds of embedded memory arrays which is in use today. Embedded memory arrays come in a variety of flavours with different number of input and output ports and different access mechanisms. In this paper we discuss how these arrays can be described for the fault-simulator and present the data-structures and some of the algorithms for simulating faults through these arrays.

引用

页码：117 / 121

页数：5

共 50 条

[21] DEVELOP LARGE-SCALE EMBEDDED DESIGNS
DEARDEN, S
ELECTRONIC DESIGN, 1992, 40 (12) : 96 - &
[22] Fault Analysis and Simulation of Large Scale Industrial Mixed-Signal Circuits
Yilmaz, Ender
Shofner, Geoff
Winemberg, LeRoy
Ozev, Sule
DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 565 - 570
[23] An extension of transient fault emulation techniques to circuits with embedded memories
Garcia-Valderas, Mario
Portela-Garcia, Marta
Lopez-Ongil, Celia
Entrena, Luis
PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 218 - +
[24] BIST-based fault diagnosis in the presence of embedded memories
Savir, J
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 37 - 47
[25] BIST-based fault diagnosis in the presence of embedded memories
Savir, J
VLSI DESIGN, 2001, 12 (04) : 487 - 500
[26] A DFT Methodology for Repairing Embedded Memories of Large MPSoCs
Ganeshpure, Kunal
Kundu, Sandip
2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 108 - 113
[27] Defect-Oriented Cell-Aware ATPG and Fault Simulation for Industrial Cell Libraries and Designs
Hapke, F.
Krenz-Baath, R.
Glowatz, A.
Schloeffel, J.
Hashempour, H.
Eichenberger, S.
Hora, C.
Adolfsson, D.
ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 13 - +
[28] Efficient Fault Simulation through Dynamic Binary Translation for Dependability Analysis of Embedded Software
Di Guglielmo, Giuseppe
Ferraretto, Davide
Fummi, Franco
Pravadelli, Graziano
2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,
[29] Path-Delay Fault testing in Embedded Content Addressable Memories
Manikandan, P.
Larsen, Bjorn B.
Aas, Einar J.
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 519 - 524
[30] Guest editors' introduction: The new world of large embedded memories
Rajsuman, R
Catthoor, F
IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (03): : 3 - 4

← 1 2 3 4 5 →