On fault-simulation through embedded memories on large industrial designs

被引：0

作者：

Yadavalli, S ^{[1
]}

Kundu, S ^{[1
]}

机构：

[1] Intel Corp, Test Technol, Santa Clara, CA 95051 USA

来源：

VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN | 2001年

关键词：

fault simulation; memory differential; ATPG; test; embedded memory array; microprocessor;

D O I：

10.1109/ICVD.2001.902649

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Modern microprocessor designs contain several embedded memory arrays that form register files, caches, TLBs, Re-order buffers, etc. These arrays are an integral portion of the design and may sometimes drive substantial data-path and control logic blocks in a microprocessor. Fault-simulation and ATPG for state-of-the-art commercial microprocessor designs is complex and requires suitable engineering to make them successful. In this paper we discuss a framework for Fault-simulation of large microprocessor designs containing hundreds of embedded memory arrays which is in use today. Embedded memory arrays come in a variety of flavours with different number of input and output ports and different access mechanisms. In this paper we discuss how these arrays can be described for the fault-simulator and present the data-structures and some of the algorithms for simulating faults through these arrays.

引用

页码：117 / 121

页数：5

共 50 条

[1] Path delay fault simulation on large industrial designs
Naturajan, Suriyaprakash
Patil, Srinivas
Chakravarty, Sreejit
24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 16 - +
[2] Facilitating Fault-Simulation Comprehension through a Fault-Lists Analysis Tool
Bernardi, P.
Piumatti, D.
Sanchez, E.
2019 IEEE 10TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2019, : 77 - 80
[3] FAULT PROPAGATION THROUGH EMBEDDED MULTIPORT MEMORIES
SAVIR, J
MCANNEY, WH
VECCHIO, SR
IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (05) : 592 - 602
[4] FAULT-SIMULATION METHODS - EXTENSIONS AND COMPARISON
LEVENDEL, YH
MENON, PR
BELL SYSTEM TECHNICAL JOURNAL, 1981, 60 (09): : 2235 - 2258
[5] Reducing analogue fault-simulation time by using high-level modelling in Dotss for an industrial design
Fang, LQ
Gronthoud, G
Kerkhoff, HG
ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 61 - 67
[6] Research of Battery Fault-simulation on Primary Electrical Power System
Zhao, Jianhui
Wang, Jing
Li, Fan
PROGRESS IN POWER AND ELECTRICAL ENGINEERING, PTS 1 AND 2, 2012, 354-355 : 1174 - 1178
[7] Fault-simulation based design error diagnosis for sequential circuits
Huang, SY
Cheng, KT
Chen, KC
Lu, JYJ
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 632 - 637
[8] FAULT-SIMULATION PROGRAMS FOR INTEGRATED-CIRCUIT YIELD ESTIMATIONS
STAPPER, CH
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1989, 33 (06) : 647 - 652
[9] Fault Injection Framework for Embedded Memories
Skoncej, Patryk
PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 77 - 82
[10] ACTIVE TIMING MULTILEVEL FAULT-SIMULATION WITH SWITCH-LEVEL ACCURACY
MEYER, W
CAMPOSANO, R
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (10) : 1241 - 1256

← 1 2 3 4 5 →