Design and Analysis for 3D Vertical Resistive Random Access Memory Structures with Silicon Bottom Electrodes

被引:0
|
作者
Kim, Tae-Hyeon [1 ,2 ]
Kim, Sungjun [1 ,2 ]
Kim, Min-Hwi [1 ,2 ]
Cho, Seongjae [3 ]
Park, Byung-Gook [1 ,2 ]
机构
[1] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 141744, South Korea
[2] Seoul Natl Univ, ISRC, Seoul 141744, South Korea
[3] Gachon Univ, Dept Elect Engn, 1342 Seongnam Daero, Seongnam Si 461741, Gyeonggi Do, South Korea
基金
新加坡国家研究基金会;
关键词
3D Vertical Structure; Si3N4 Based RRAM; Resistive Switching; LOW-POWER;
D O I
10.1166/jnn.2017.14760
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
In this work, we propose two 3D vertical RRAM structures and their detailed fabrication methods. One is a double-horizontal-electrode (DHE) structure where a top electrode covers both sides of a silicon bottom electrode, and the other is a gate-all-around (GAA) structure where silicon nanowires are enclosed by resistive switching layers and resistive switching layers are enclosed by top electrodes. In these two 3D vertical structures, the chemical vapor deposition (CVD) process is essential for deposition of a resistive switching layer and a top electrode material, and heavily doped silicon should be applied as a bottom electrode. Several advantages of resistive random access memory (RRAM) with metal-insulator-semiconductor (MIS) structure are also investigated. Furthermore, we fabricated a W/Si3N4/n+-doped-polysilicon RRAM device, composed of suitable materials for the proposed 3D RRAM structures and investigated its resistive switching characteristics.
引用
收藏
页码:7160 / 7163
页数:4
相关论文
共 50 条
  • [21] Thermal and Signal Integrity Analysis of Novel 3D Crossbar Resistive Random Access Memories
    Zayer, F.
    Lahbacha, K.
    Dghais, W.
    Belgacem, H.
    de Magistris, Massimiliano
    Maffucci, Antonio
    Melnikov, Alexander V.
    2019 23RD IEEE WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI 2019), 2019,
  • [22] Analysis of Leakage Current of HfO2/TaOx-Based 3-D Vertical Resistive Random Access Memory Array
    Chen, Zhisheng
    Song, Renjun
    Huo, Qiang
    Ren, Qirui
    Zhang, Chenrui
    Li, Linan
    Zhang, Feng
    MICROMACHINES, 2021, 12 (06)
  • [23] HfOx Based Vertical Resistive Random Access Memory for Cost-Effective 3D Cross-Point Architecture without Cell Selector
    Chen, Hong-Yu
    Yu, Shimeng
    Gao, Bin
    Huang, Peng
    Kang, Jinfeng
    Wong, H. -S. Philip
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [24] Design of resistive random access memory cell and its architecture
    Dubey, Shashank Kumar
    Islam, Aminul
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2020, 26 (04): : 1325 - 1332
  • [25] Design of resistive random access memory cell and its architecture
    Shashank Kumar Dubey
    Aminul Islam
    Microsystem Technologies, 2020, 26 : 1325 - 1332
  • [26] Optically Readable Resistive Random Access Memory in Silicon Plasmonics Platform
    Emboras, A.
    Goykhman, L.
    Desiatov, B.
    Mazurski, N.
    Stern, L.
    Shappir, J.
    Levy, U.
    2014 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2014,
  • [27] Mass Production of Nanogap Electrodes toward Robust Resistive Random Access Memory
    Cui, Ajuan
    Liu, Zhe
    Dong, Huanli
    Yang, Fangxu
    Zhen, Yonggang
    Li, Wuxia
    Li, Junjie
    Gu, Changzhi
    Zhang, Xiaotao
    Li, Rongjin
    Hu, Wenping
    ADVANCED MATERIALS, 2016, 28 (37) : 8227 - 8233
  • [28] Effect of Moisture Stress on the Resistance of HfO2/TaOx-Based 8-Layer 3D Vertical Resistive Random Access Memory
    Gao, Rui
    Lei, Dengyun
    He, Zhiyuan
    Chen, Yiqiang
    Huang, Yun
    En, Yunfei
    Xu, Xiaoxin
    Zhang, Feng
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (01) : 38 - 41
  • [29] Tubular 3D Resistive Random Access Memory Based on Rolled-Up h-BN Tube
    Hou, Xiang
    Pan, Ruobing
    Yu, Qiang
    Zhang, Kai
    Huang, Gaoshan
    Mei, Yongfeng
    Zhang, David Wei
    Zhou, Peng
    SMALL, 2019, 15 (05)
  • [30] Testing and Fault Diagnosis for Multi-level Resistive Random-Access Memory in Monolithic 3D Integration
    Hung, Shao-Chun
    Bhoumik, Partho
    Chakrabarty, Krishnendu
    2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,