Design and Analysis for 3D Vertical Resistive Random Access Memory Structures with Silicon Bottom Electrodes

被引:0
|
作者
Kim, Tae-Hyeon [1 ,2 ]
Kim, Sungjun [1 ,2 ]
Kim, Min-Hwi [1 ,2 ]
Cho, Seongjae [3 ]
Park, Byung-Gook [1 ,2 ]
机构
[1] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 141744, South Korea
[2] Seoul Natl Univ, ISRC, Seoul 141744, South Korea
[3] Gachon Univ, Dept Elect Engn, 1342 Seongnam Daero, Seongnam Si 461741, Gyeonggi Do, South Korea
基金
新加坡国家研究基金会;
关键词
3D Vertical Structure; Si3N4 Based RRAM; Resistive Switching; LOW-POWER;
D O I
10.1166/jnn.2017.14760
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
In this work, we propose two 3D vertical RRAM structures and their detailed fabrication methods. One is a double-horizontal-electrode (DHE) structure where a top electrode covers both sides of a silicon bottom electrode, and the other is a gate-all-around (GAA) structure where silicon nanowires are enclosed by resistive switching layers and resistive switching layers are enclosed by top electrodes. In these two 3D vertical structures, the chemical vapor deposition (CVD) process is essential for deposition of a resistive switching layer and a top electrode material, and heavily doped silicon should be applied as a bottom electrode. Several advantages of resistive random access memory (RRAM) with metal-insulator-semiconductor (MIS) structure are also investigated. Furthermore, we fabricated a W/Si3N4/n+-doped-polysilicon RRAM device, composed of suitable materials for the proposed 3D RRAM structures and investigated its resistive switching characteristics.
引用
收藏
页码:7160 / 7163
页数:4
相关论文
共 50 条
  • [1] Device-Architecture Co-Design for Hyperdimensional Computing with 3D Vertical Resistive Switching Random Access Memory (3D VRRAM)
    Li, Haitong
    Wu, Tony F.
    Mitra, Subhasish
    Wong, H. -S. Philip
    2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2017,
  • [2] Experimental study of plane electrode thickness scaling for 3D vertical resistive random access memory
    Chen, Hong-Yu
    Yu, Shimeng
    Gao, Bin
    Liu, Rui
    Jiang, Zizhen
    Deng, Yexin
    Chen, Bing
    Kang, Jinfeng
    Wong, H-S Philip
    NANOTECHNOLOGY, 2013, 24 (46)
  • [3] 3D Design of a pNML Random Access Memory
    Ferrara, Antonino
    Garlando, Umberto
    Gnoli, Luca
    Santoro, Giulia
    Zamboni, Maurizio
    2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 5 - 8
  • [4] Demonstration of 3D Convolution Kernel Function Based on 8-Layer 3D Vertical Resistive Random Access Memory
    Huo, Qiang
    Liu, Ming
    Song, Renjun
    Lei, Dengyun
    Luo, Qing
    Wu, Zhenhua
    Wu, Zuheng
    Zhao, Xiaojin
    Zhang, Feng
    Li, Ling
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (03) : 497 - 500
  • [5] Degradation Studies on 8-Layer 3D Vertical Resistive Random Access Memory Under Moisture
    Lei, Dengyun
    Wu, Huiwei
    Chen, Yiqiang
    Huang, Yun
    En, Yunfei
    Guo, Qiantong
    Zhang, Feng
    Gao, Rui
    2021 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2021,
  • [6] Analysis of Vertical Cross-Point Resistive Memory (VRRAM) for 3D RRAM Design
    Zhang, Leqi
    Cosemans, Stefan
    Wouters, Dirk J.
    Govoreanu, Bogdan
    Groeseneken, Guido
    Jurczak, Malgorzata
    2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2013, : 155 - 158
  • [7] Graphene Plane Electrode for Low Power 3D Resistive Random Access Memory
    Lee, Seunghyun
    Sohn, Joon
    Jiang, Zizhen
    Chen, Hong-Yu
    Wong, H. -S. Philip
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 6, 2016, 72 (04): : 159 - 164
  • [8] Effect of Initial Synaptic State on Pattern Classification Accuracy of 3D Vertical Resistive Random Access Memory (VRRAM) Synapses
    Sun, Wookyung
    Choi, Sujin
    Kim, Bokyung
    Shin, Hyungsoon
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2020, 20 (08) : 4730 - 4734
  • [9] Three-Dimensional (3D) Vertical Resistive Random-Access Memory (VRRAM) Synapses for Neural Network Systems
    Sun, Wookyung
    Choi, Sujin
    Kim, Bokyung
    Park, Junhee
    MATERIALS, 2019, 12 (20)
  • [10] Resistive random access memory (RRAM) technology: From material, device, selector, 3D integration to bottom-up fabrication
    Chen, Hong-Yu
    Brivio, Stefano
    Chang, Che-Chia
    Frascaroli, Jacopo
    Hou, Tuo-Hung
    Hudec, Boris
    Liu, Ming
    Lv, Hangbing
    Molas, Gabriel
    Sohn, Joon
    Spiga, Sabina
    Teja, V. Mani
    Vianello, Elisa
    Wong, H. -S. Philip
    JOURNAL OF ELECTROCERAMICS, 2017, 39 (1-4) : 21 - 38