Influences of packaging materials on the solder joint reliability of chip scale package assemblies

被引:15
|
作者
Wilde, J [1 ]
Cheng, ZN [1 ]
Wang, GZ [1 ]
机构
[1] DaimlerChrysler AG, Res & Technol, Frankfurt, Germany
关键词
D O I
10.1109/ISAPM.1999.757302
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the present work, a systematic study was performed in order to evaluate the influences of the materials of a chip scale package (CSP) on the reliability of the soldered joints. The type of adhesive interconnecting the top and the bottom layer of silicon was varied in this study. The materials alternatives evaluated comprise a hard epoxy materials with a high filler content, a rubber-like adhesive and an adhesive in medium state. These were combinated with the material of the substrates, FR4 and Al2O3 on which the CSPs are mounted. A unified viscoplastic constitutive model was applied to represent the temperature and time dependent deformation behavior of the solder material. The stress/strain responses of solder joints of CSP assemblies under thermal cycling conditions were evaluated by using the finite element method. Using these results, solder joint lifetimes were estimated with a crack propagation model. The results show that under thermal cycling conditions the lifetimes of CSP solder joints are lower when the CSP is fabricated with a highly filled adhesive compared to those with a rubber-like adhesive. Also, the solder joint reliability of CSP assemblies mounted onto FR4 substrates is inferior to those on Al2O3 substrates. This is a result of the fact that the internal adhesive layer in a CSP also serves as the source of thermal expansion mismatch. Furthermore a more flexible design of the CSP can reduce stresses in the soldered joints. Some discussions for material selection of epoxy adhesive in CSP are also presented. Consequently a structural adhesive with a low elastic modulus and a low CTE is more desirable than a harder material.
引用
收藏
页码:144 / 149
页数:2
相关论文
共 50 条
  • [41] A study on the reliability of the chip surface solder joint
    Ikeda, Yoshinari
    Iizuka, Yuji
    Asai, Tatsuhiko
    Goto, Tomoaki
    Takahashi, Yoshikazu
    ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 189 - +
  • [42] Solder joint reliability in alternator power diode assemblies
    Tsung-Yu Pan
    Steven C. White
    Edwin L. Lutz
    Howard D. Blair
    John M. Nicholson
    Journal of Electronic Materials, 1999, 28 : 1276 - 1285
  • [43] Solder joint reliability in alternator power diode assemblies
    Pan, TY
    White, SC
    Lutz, EL
    Blair, HD
    Nicholson, JM
    JOURNAL OF ELECTRONIC MATERIALS, 1999, 28 (11) : 1276 - 1285
  • [44] Study on Board Level Drop Reliability of Wafer Level Chip Scale Package with Leadfree Solder
    Zhang Xueren
    Zhu Wenhui
    Edith, Poh
    Boon, Tan Hien
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1096 - 1101
  • [45] The influence of the solder joint void on the CCGA package reliability
    Huang, Yingzhuo
    Lian, Binhao
    Yao, Quanbin
    Lv, Xiaorui
    Lin, Pengrong
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 850 - 853
  • [46] The effect of solder joint geometry on electronic package reliability
    Warde, J
    Wallach, ER
    1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 808 - 813
  • [47] THE INFLUENCES OF TEMPERATURE CYCLING PARAMETERS ON THE RELIABILITY OF THE SOLDER JOINTS IN THE HIGH-DENSITY PACKAGE ASSEMBLIES BY TAGUCHI METHOD
    Jong, W. R.
    Tsai, H. C.
    Huang, G. Z.
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 18 - +
  • [48] Backward Compatibility of Solder Alloys With Chip Scale Package
    Sriyarunya, Anocha
    Tondtan, Jiraporn
    Kittidacha, Witoon
    Tukiman, Hasmani
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 673 - 675
  • [49] Solder joint reliability model with modified Darveaux's equations for the micro SMD wafer level-chip scale package family
    Zhang, L
    Sitaraman, R
    Patwardhan, V
    Nguyen, L
    Kelkar, N
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 572 - 577
  • [50] Double layers wafer level chip scale package (DL-WLCSP) solder joint shape prediction, reliability and parametric study
    Hsu, YY
    Chiang, KN
    ITHERM 2004, VOL 2, 2004, : 310 - 316