Influences of packaging materials on the solder joint reliability of chip scale package assemblies

被引:15
|
作者
Wilde, J [1 ]
Cheng, ZN [1 ]
Wang, GZ [1 ]
机构
[1] DaimlerChrysler AG, Res & Technol, Frankfurt, Germany
关键词
D O I
10.1109/ISAPM.1999.757302
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the present work, a systematic study was performed in order to evaluate the influences of the materials of a chip scale package (CSP) on the reliability of the soldered joints. The type of adhesive interconnecting the top and the bottom layer of silicon was varied in this study. The materials alternatives evaluated comprise a hard epoxy materials with a high filler content, a rubber-like adhesive and an adhesive in medium state. These were combinated with the material of the substrates, FR4 and Al2O3 on which the CSPs are mounted. A unified viscoplastic constitutive model was applied to represent the temperature and time dependent deformation behavior of the solder material. The stress/strain responses of solder joints of CSP assemblies under thermal cycling conditions were evaluated by using the finite element method. Using these results, solder joint lifetimes were estimated with a crack propagation model. The results show that under thermal cycling conditions the lifetimes of CSP solder joints are lower when the CSP is fabricated with a highly filled adhesive compared to those with a rubber-like adhesive. Also, the solder joint reliability of CSP assemblies mounted onto FR4 substrates is inferior to those on Al2O3 substrates. This is a result of the fact that the internal adhesive layer in a CSP also serves as the source of thermal expansion mismatch. Furthermore a more flexible design of the CSP can reduce stresses in the soldered joints. Some discussions for material selection of epoxy adhesive in CSP are also presented. Consequently a structural adhesive with a low elastic modulus and a low CTE is more desirable than a harder material.
引用
收藏
页码:144 / 149
页数:2
相关论文
共 50 条
  • [21] Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability
    Lau, JH
    TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 33 - 46
  • [22] Solder Joint Reliability Modeling by Sequential Artificial Neural Network for Glass Wafer Level Chip Scale Package
    Yuan, Cadmus C. A.
    Lee, Chang-Chi
    IEEE ACCESS, 2020, 8 : 143494 - 143501
  • [23] A study on the solder joint reliability of the optoelectronic packaging with flip-chip bonding
    Moon, JT
    Lee, SH
    Joo, GC
    Song, MK
    Kim, HM
    Pyun, KE
    Park, HM
    DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, : 385 - 391
  • [24] Reliability of a Chip Scale package
    Greathouse, S
    Mahidhara, R
    Solberg, V
    DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, : 415 - 418
  • [25] A comparative study of the solder joint reliability in flip chip assemblies with compliant and rigid substrates
    Lin, Y. C.
    Chen, Xu
    Liu, Xing-Sheng
    Lu, Guo-Quan
    PROGRESSES IN FRACTURE AND STRENGTH OF MATERIALS AND STRUCTURES, 1-4, 2007, 353-358 : 2932 - +
  • [26] Board-Level Solder Joint Reliability of Edge- and Corner-Bonded Lead-Free Chip Scale Package Assemblies Subjected to Thermal Cycling
    Shi, Hongbin
    Tian, Cuihua
    Ueda, Toshitsugu
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (04)
  • [27] Effects of microvia build-up layers on the solder joint reliability of a wafer level chip scale package (WLCSP)
    Lau, JH
    Lee, SWR
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1207 - 1215
  • [28] Evaluation of solder joint reliability in flip chip package under thermal shock test
    Kim, DG
    Kim, JW
    Jung, SB
    THIN SOLID FILMS, 2006, 504 (1-2) : 426 - 430
  • [29] Industry drop tests in solder joint reliability study of molded flip chip package
    Ong, Kang Eu
    Loh, Wei Kea T.
    Wong, Chee Wai
    Yip, Yeen San
    Chan, Choi Keng
    Lim, Sue Ann
    Lee, Seok Lin
    Ganapathysubramanian, Shankar
    2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 326 - +
  • [30] Optimal choice of the FEM damage volumes for estimation of the solder joint reliability for electronic package assemblies
    Vandevelde, B
    Gonzalez, M
    Beyne, E
    Zhang, GQ
    Caers, J
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 589 - 596