共 50 条
- [21] Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 33 - 46
- [23] A study on the solder joint reliability of the optoelectronic packaging with flip-chip bonding DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, : 385 - 391
- [24] Reliability of a Chip Scale package DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, : 415 - 418
- [25] A comparative study of the solder joint reliability in flip chip assemblies with compliant and rigid substrates PROGRESSES IN FRACTURE AND STRENGTH OF MATERIALS AND STRUCTURES, 1-4, 2007, 353-358 : 2932 - +
- [27] Effects of microvia build-up layers on the solder joint reliability of a wafer level chip scale package (WLCSP) 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1207 - 1215
- [29] Industry drop tests in solder joint reliability study of molded flip chip package 2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 326 - +
- [30] Optimal choice of the FEM damage volumes for estimation of the solder joint reliability for electronic package assemblies 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 589 - 596