Logic verification of very large circuits using shark

被引：9

作者：

Casas, J ^{[1
]}

Yang, H ^{[1
]}

Khaira, M ^{[1
]}

Joshi, M ^{[1
]}

Tetzlaff, T ^{[1
]}

Otto, S ^{[1
]}

Seligman, E ^{[1
]}

机构：

[1] Intel Corp, CAD Labs, Santa Clara, CA 95051 USA

来源：

TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 1999年

关键词：

D O I：

10.1109/ICVD.1999.745167

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we will present Shark, a software based logic verification technology that allows high-performance switch-level simulation of multi-million transistor circuits on general-purpose workstations. Shark achieves high-performance simulations on very large circuits through three key technologies: 1) a circuit partitioner based on latch boundary components, design hierarchy driven clustering, and latch/activity load balancing, 2) a high-performance switch-level simulator capable of simulating very large models and run word-parallel simulations, and 3) a simulation backplane that can connect any number of simulators to form, a distributed/parallel simulation environment. Shark has been tested on circuits of up to 15M transistors. On an Intel circuit with about 5M transistors, Shark achieved a simulation throughput of 19 Hz.

引用

页码：310 / 317

页数：8

共 50 条

[1] HIERARCHICAL VERIFICATION OF ASYNCHRONOUS CIRCUITS USING TEMPORAL LOGIC
MISHRA, B
CLARKE, E
THEORETICAL COMPUTER SCIENCE, 1985, 38 (2-3) : 269 - 291
[2] AUTOMATIC VERIFICATION OF ASYNCHRONOUS CIRCUITS USING TEMPORAL LOGIC
DILL, DL
CLARKE, EM
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1986, 133 (05): : 276 - 282
[3] AUTOMATIC VERIFICATION OF SEQUENTIAL-CIRCUITS USING TEMPORAL LOGIC
BROWNE, MC
CLARKE, EM
DILL, DL
MISHRA, B
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (12) : 1035 - 1044
[4] AUTOMATIC VERIFICATION OF SEQUENTIAL CIRCUITS USING TEMPORAL LOGIC.
Browne, Michael C.
Clarke, Edmund M.
Dill, David L.
Mishra, Bud
1600, (C-35):
[5] Temporal logic in verification of digital circuits
Kotmanova, Daniela
JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2008, 59 (01): : 14 - 22
[6] Optimization and Verification of RSFQ and AQFP Logic Circuits Using JoSIM Tools
Delport, Johannes A.
Fourie, Coenrad J.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2023, 33 (05)
[7] VERIFICATION OF SYNCHRONOUS CIRCUITS BY SYMBOLIC LOGIC SIMULATION
BRYANT, RE
LECTURE NOTES IN COMPUTER SCIENCE, 1990, 408 : 14 - 24
[8] Logic Analysis and Verification of n-input Genetic Logic Circuits
Baig, Hasan
Madsen, Jan
PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 654 - 657
[9] Equivalence Verification for NULL Convention Logic (NCL) Circuits
Wijayasekara, Vidura M.
Srinivasan, Sudarshan K.
Smith, Scott C.
2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 188 - 194
[10] FORMAL VERIFICATION AND SYNTHESIS OF NULL CONVENTIONAL LOGIC CIRCUITS
Kapoor, Hemangee K.
Ma, Jieming
Krilavicius, Tomas
Man, Ka Lok
Lei, Chi-Un
IAENG TRANSACTIONS ON ENGINEERING TECHNOLOGIES, VOL 7, 2012, : 320 - 333

← 1 2 3 4 5 →