A scalable and pipelined FPGA implementation of an OC192WF scheduler

被引：0
|
作者：
Merhebi, A [1 ]
Mohamed, OA [1 ]
机构：
[1] Concordia Univ, ECE Dept, Montreal, PQ, Canada
来源：
2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/FPT.2004.1393308
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for POS interfaces and ideal for the design of hybrid IP/ATM switches. Our contributions is two folds: First, we have combined the Highest Value First scheme and the Round Robin scheme into a single pipelined design able to schedule traffic for 4 channels in parallel. Second, we showed how to build higher order WF queuing system without decreasing the overall performance of our scheduler. As a result, our scheduler is general enough to accommodate ATM (UTOPIA L3/L4), POS/PL3 (OC48) as well as POS/PL4 (OC192) interfaces.
引用
收藏
页码：395 / 398
页数：4
相关论文
共 50 条
  • [21] Implementation of scalable blocking locks using an adaptive thread scheduler
    Mukherjee, B
    Schwan, K
    10TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM - PROCEEDINGS OF IPPS '96, 1996, : 339 - 343
  • [22] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
    Kumar, J. Senthil
    Mahalakshmi, C.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
  • [23] FPGA implementation of Radix-22 Pipelined FFT Processor
    Saeed, Ahmed
    Elbably, M.
    Abdelfadeel, G.
    Eladawy, M. I.
    SIGNAL PROCESSING SYSTEMS, 2009, : 109 - +
  • [24] High Throughput Pipelined Implementation Of Pulse Width Modulation On FPGA
    Nandagopal, V.
    Manikandan, M.
    2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 245 - 247
  • [25] Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits
    Seetharaman, G.
    Venkataramani, B.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2009, 2 (02)
  • [26] FPGA Implementation of Pipelined CORDIC for Digital Demodulation in FMCW Radar
    Mandal, Amritakar
    Mishra, Rajesh
    INFOCOMMUNICATIONS JOURNAL, 2013, 5 (02): : 17 - 23
  • [27] Aizup - A pipelined processor design and implementation on XILINX FPGA chip
    Li, YM
    Chu, WM
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1996, : 98 - 106
  • [28] A Pipelined FPGA Implementation of an Encryption Algorithm based on Genetic Algorithm
    Thirer, Nonel
    MACHINE INTELLIGENCE AND BIO-INSPIRED COMPUTATION: THEORY AND APPLICATIONS VII, 2013, 8751
  • [29] High Throughput Pipelined Implementation Of Pulse Width Modulation On FPGA
    Nandagopal, V.
    Manikandan, M.
    2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 239 - 241
  • [30] FPGA implementation of pipelined architecture for optical imaging distortion correction
    Qiang, Lin
    Allinson, Nigel M.
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 182 - 187
12345