A complete specification and implementation methodology for high-level hardware transformations

被引:0
|
作者
Economakos, G [1 ]
Drositis, I [1 ]
Papakonstantinou, G [1 ]
机构
[1] Natl Tech Univ Athens, Dept Elect & Comp Engn, GR-15773 Athens, Greece
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The complexity of modern digital systems requires complex design entry methods and thus, language based designs are often an appealing alternative for schematics. Language based design entry supports high-level design transformations, through formal and executable traditional compiler construction problem specifications, their main advantages being modularity and declarative notation. In this paper, this idea is exploited under a pow erful compiler construction system and a methodology is given to design executable high-level transformation definitions. In effect. this methodology stands as a meta-level between hardware transformations and their implementation and can be valuable in fast evaluation of new ideas and techniques.
引用
收藏
页码:520 / 523
页数:4
相关论文
共 50 条
  • [31] High-Level Synthesis Hardware Implementation and Verification of HEVC DCT on SoC-FPGA
    Mohamed, Belal
    Elsayed, Amr
    Amin, Omar
    Khafagy, Eslam
    Abdelrasoul, Maher
    Shalaby, Ahmed
    Sayed, Mohammed S.
    2017 13TH INTERNATIONAL COMPUTER ENGINEERING CONFERENCE (ICENCO), 2017, : 361 - 365
  • [32] Efficient Hardware Implementation of PQC Primitives and PQC algorithms Using High-Level Synthesis
    Soni, Deepraj
    Karri, Ramesh
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 296 - 301
  • [33] A Hardware Implementation for Real-Time Lane Detection using High-Level Synthesis
    Khongprasongsiri, Chanon
    Kumhom, Pinit
    Suwansantisuk, Watcharapan
    Chotikawanid, Teerasak
    Chumpol, Surachate
    Ikura, Masami
    2018 INTERNATIONAL WORKSHOP ON ADVANCED IMAGE TECHNOLOGY (IWAIT), 2018,
  • [34] Hardware-Efficient Implementation of Principal Component Analysis Using High-Level Synthesis
    Kumar, Venkata Siva K.
    Sabat, Samrat L.
    10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
  • [35] Design methodology for runtime reconfigurable FPGA: From high level specification down to implementation
    Berthelot, F
    Nouvel, F
    Houzet, D
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 497 - 502
  • [36] High-level synthesis of nonprogrammable hardware accelerators
    Schreiber, Robert
    Aditya, Shail
    Rau, B. Ramakrishna
    Kathail, Vinod
    Mahlke, Scott
    Abraham, Santosh
    Snider, Greg
    HP Laboratories Technical Report, 2000, (31):
  • [37] A high-level abstraction for graphics hardware programming
    Tuler, D
    Celes, W
    SIBGRAPI 2002: XV BRAZILIAN SYMPOSIUM ON COMPUTER GRAPHICS AND IMAGE PROCESSING, PROCEEDINGS, 2002, : 306 - 312
  • [38] Optimising and adapting high-level hardware designs
    Coutinho, JGF
    Luk, W
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 150 - 157
  • [39] High-Level Approaches to Hardware Security: A Tutorial
    Pearce, Hammond
    Karri, Ramesh
    Tan, Benjamin
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (03)
  • [40] High-Level Synthesis versus Hardware Construction
    Kamkin, Alexander
    Chupilko, Mikhail
    Lebedev, Mikhail
    Smolov, Sergey
    Gaydadjiev, Georgi
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,