High-K/Metal Gate technology: A new horizon

被引：4
|
作者：
Khare, Mukesh [1 ]
机构：
[1] IBM Corp, Syst & Technol Grp, Hopewell Jct, NY 12533 USA
来源：
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2007年
关键词：
D O I：
10.1109/CICC.2007.4405765
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
High-K/Metal Gate technology represents a fundamental change in transistor structure that restarts gate length scaling, enables performance improvement and offers chip power reduction. The gate stack presented is compatible with conventional high temperature CMOS processing and existing performance enhancement elements. A new knob in the form of metal gate work function promises separate and better optimization for High Performance and Low Power applications. This technology introduces a unique PBTI reliability mechanism for N-FET that is now well understood and modeled.
引用
收藏
页码：417 / 420
页数：4
相关论文
共 50 条
  • [41] Process development of high-k metal gate aluminum CMP at 28 nm technology node
    Hsien, Y. H.
    Hsu, H. K.
    Tsai, T. C.
    Lin, Welch
    Huang, R. P.
    Chen, C. H.
    Yang, C. L.
    Wu, J. Y.
    MICROELECTRONIC ENGINEERING, 2012, 92 : 19 - 23
  • [42] BTI reliability of 45 nm high-k plus metal-gate process technology
    Pae, S.
    Agostinelli, M.
    Brazie, M.
    Chau, R.
    Dewey, G.
    Ghani, T.
    Hattendorf, M.
    Hicks, J.
    Kavalieros, J.
    Kuhn, K.
    Kuhn, M.
    Maiz, J.
    Metz, M.
    Mistry, K.
    Prasad, C.
    Ramey, S.
    Roskowski, A.
    Sandford, J.
    Thomas, C.
    Thomas, J.
    Wiegand, C.
    Wiedemer, J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 352 - +
  • [43] MOCVD fluorine free WSix metal gate electrode on high-k dielectric for NMOS technology
    Gassilloud, R.
    Martin, F.
    Leroux, C.
    Hopstaken, M.
    Garros, X.
    Casse, M.
    Reimbold, Gilles
    Billon, Thierry
    Bensahel, Daniel
    MICROELECTRONIC ENGINEERING, 2009, 86 (03) : 263 - 267
  • [44] Large signal microwave performances of high-k metal gate 28 nm CMOS technology
    Ouhachi, R.
    Pottrain, A.
    Ducatteau, D.
    Okada, E.
    Gloria, D.
    Gaquiere, C.
    ELECTRONICS LETTERS, 2012, 48 (25) : 1627 - 1629
  • [45] Challenges in spacer process development for leading-edge high-k metal gate technology
    Koehler, Fabian
    Triyoso, Dina H.
    Hussain, Itasham
    Antonioli, Bianca
    Hempel, Klaus
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 11, NO 1, 2014, 11 (01): : 73 - 76
  • [46] Process technology - Gate dielectrics - SiON and high-k dielectrics
    Martin, F.
    Lee, J.
    Technical Digest - International Electron Devices Meeting, 2000,
  • [47] Rare earth metal oxides for High-K gate insulator
    Ohmi, S
    Akama, S
    Kikuchi, A
    Kashiwagi, I
    Ohshima, C
    Taguchi, J
    Yamamoto, H
    Sato, K
    Takeda, M
    Ishiwara, H
    Iwai, H
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 376 - 387
  • [48] Interface dipole engineering in metal gate/high-k stacks
    CHU Paul K
    Chinese Science Bulletin, 2012, 57 (22) : 2872 - 2878
  • [49] Review of reliability issues in high-k/metal gate stacks
    Degraeve, R.
    Aoulaiche, M.
    Kaczer, B.
    Roussel, Ph.
    Kauerauf, T.
    Sahhaf, S.
    Groeseneken, G.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 239 - +
  • [50] Past, present, and future of high-k/metal gate technologies
    Iwai, Hiroshi
    SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 15: IN MEMORY OF SAMARES KAR, 2017, 80 (01): : 3 - 16
12345