Voltage Controlled Resistor for mismatch adjustment in analog CMOS circuits

被引:0
|
作者
Yu, BY [1 ]
Scott, T [1 ]
Gupta, S [1 ]
Sridharan, S [1 ]
Black, W [1 ]
机构
[1] Iowa State Univ, Dept Elect & Comp Engn, Analog & Mixed Signal Design Ctr, Ames, IA 50011 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A Voltage Controlled Resistor (VCR) scheme is demonstrated for use in precision analog applications on standard CMOS processes. This technique utilizes a metal or poly overlay across an n-well resistor field region to slightly modulate the well resistivity. This scheme is quite useful in data converters employing dynamic element matching and amplifiers employing offset cancellation as the maximum adjustable change in resistance is only slightly larger than typical component mismatches. This small voltage variability allows for simple but very precise calibration compared to traditional methods. A macro-model of the VCR is proposed based on device simulation results from ATLAS(TM). Simulation of this device in a dynamic element matching circuit is also demonstrated.
引用
收藏
页码:563 / 566
页数:4
相关论文
共 50 条
  • [21] Low-voltage low-power improved linearity CMOS active resistor circuits
    Manolescu, Anca
    Popa, Cosmin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 62 (03) : 373 - 387
  • [22] Low Voltage CMOS Voltage-Controlled Multivibrator and Resonant VCO Circuits
    Jasielski, Jacek
    Kolodziejski, Wojciech
    MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 302 - +
  • [23] Synthesis of analog CMOS circuits
    Shanker, KR
    Vasudevan, V
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 439 - 444
  • [24] An Adaptive Circuits Concept to address mismatch in analog circuits
    Secareanu, RM
    Peteron, B
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 885 - 888
  • [25] Performance measurements of low-voltage CMOS/SOI analog fundamental circuits
    Terada, Jun
    Matsuya, Yasuyuki
    Douseki, Takakuni
    Yamada, Junzo
    NTT R and D, 2001, 50 (11): : 874 - 879
  • [26] Design of accurate analog circuits for low voltage low power CMOS systems
    Falconi, C
    D'Amico, A
    Faccio, M
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 429 - 432
  • [27] Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits
    de Gyvez, JP
    Tuinhout, HP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) : 157 - 168
  • [28] Improvement of gate disturb degradation in SONOS FETs for Vth mismatch compensation in CMOS analog circuits
    Suzuki, Masamichi
    Kinoshita, Atsuhiro
    Mitani, Yuichiro
    2013 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2013, : 195 - 198
  • [29] Novel Low Voltage CMOS Current Controlled Floating Resistor Using Differential Pair
    Tekin, Sezai Alper
    Ercan, Hamdi
    Alci, Mustafa
    RADIOENGINEERING, 2013, 22 (02) : 428 - 433
  • [30] PROGRAMMABLE CMOS ACTIVE RESISTOR USING COMPUTATIONAL CIRCUITS
    Popa, C.
    CAS: 2008 INTERNATIONAL SEMICONDUCTOR CONFERENCE, PROCEEDINGS, 2008, : 389 - 392