FPGA based agile algorithm-on-demand co-processor

被引：2

作者：

Pradeep, R ^{[1
]}

Vinay, S ^{[1
]}

Burman, S ^{[1
]}

Kamakoti, V ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Comp Sci, Madras 600036, Tamil Nadu, India

来源：

DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION | 2005年

关键词：

D O I：

10.1109/DATE.2005.160

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

With growing computational needs of many real-world applications, frequently changing specifications of standards, and the high design and NRE costs of ASICs, an algorithm-agile FPGA based co-processor has become a viable alternative. In this article, we report about the general design of an algorith-agile co-processor and the proof-of-concept implementation.

引用

页码：82 / 83

页数：2

共 50 条

[21] Enhancing Hardware Assisted Test Insertion Capabilities on Embedded Processors using an FPGA-based Agile Test Support Co-processor
Michael Smith
Dongcheng Deng
Syed Islam
James Miller
Journal of Signal Processing Systems, 2015, 79 : 285 - 298
[22] Kinematics Control for a 6-DOF Space Manipulator Based on ARM Processor and FPGA Co-processor
Zheng Yili
Sun Hanxu
Jia Qingxuan
Shi Guozhen
2008 6TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS, VOLS 1-3, 2008, : 108 - 113
[23] An FPGA Co-Processor for Adaptive Lane Departure Warning System
Wang, Wei
Huang, Xinming
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1380 - 1383
[24] Enhancing Hardware Assisted Test Insertion Capabilities on Embedded Processors using an FPGA-based Agile Test Support Co-processor
Smith, Michael
Deng, Dongcheng
Islam, Syed
Miller, James
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2015, 79 (03): : 285 - 298
[25] Single-chip FPGA implementation of a cryptographic co-processor
Crowe, F
Daly, A
Kerins, T
Marnane, W
2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 279 - 285
[26] An FPGA co-processor for real-time visual tracking
Arias-Estrada, M
Rodríguez-Palacios, E
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 710 - 719
[27] Designing an FPGA-Accelerated Homomorphic Encryption Co-Processor
Cousins, David Bruce
Rohloff, Kurt
Sumorok, Daniel
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2017, 5 (02) : 193 - 206
[28] A Novel AES-256 Implementation on FPGA using Co-processor based Architecture
Sau, Suman
Paul, Rourab
Biswas, Tanmay
Chakrabarti, Amlan
PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 632 - 638
[29] A Many-Core Co-Processor for Embedded Parallel Computing on FPGA
Jose, Wilson
Neto, Horacio
Vestias, Mario
2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 539 - 542
[30] Design and Development of FPGA-based FFT Co-processor for Synthetic Aperture Radar (SAR)
Lee, Y. C.
Koo, V. C.
Chan, Y. K.
2017 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM - FALL (PIERS - FALL), 2017, : 1760 - 1766

← 1 2 3 4 5 →